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Abstract
There is an increasing interest in building millimetre-wave circuits on standard digital
complementary metal oxide semiconductor (CMOS) technology for applications such as
wireless local area networks (WLAN), automotive radar and remote sensing. This stems
from the existing low cost, well-developed, high yield infrastructure for mass production.
The overall aim of this thesis is to extend the operating range of 0.18µm standard logic
CMOS technology to millimetre-wave regime. To this end, microwave and millimetre-
wave design, optimisation and modelling methodologies for active and passive devices
and low noise circuit implementation are described. As part of the evaluation, new
systematic and modular ways of making high performance passive and active devices
such as spiral inductors, slow-wave coplanar waveguide (CPW) transmission lines, comb
capacitors and NMOS transistors are proposed, designed, simulated, fabricated, mod-
elled and analysed. Small-signal and noise de-embedding techniques are developed and
verified up to 110 GHz, providing an increased accuracy in the device model, leading
to a robust design at millimetre-wave frequencies. Reduced substrate losses resulting
in increased quality factor are presented for optimised spiral inductor designs, featuring
patterned floating shield (PFS), enabling improved matching network and a reduced
chip area. Based on the proposed shielded slow-wave CPW, both the line attenuation
and structure length are decreased, resulting in a more compact and simplified circuit
design. An optimised transistor design, aimed at reducing the layout parasitic effects,
was realised. The optimisation led to a significant improvement in the gain and noise
performance of the transistor, extending its operation beyond the cut-off frequency (ft).
By combining all the optimised components, low noise amplifiers (LNAs) operating at
25 GHz and 40 GHz were implemented and compared. These LNAs demonstrate state-
of-the-art performance, with the 40 GHz LNA exhibiting the highest gain and lowest
noise performance of any LNA reported using 0.18µm CMOS technology. On the other
hand, the 25 GHz LNA showed a comparable performance to other reported results in
literature using several topologies implemented in CMOS technology. These findings will
provide a framework for expansion to smaller CMOS technology nodes with the view of
extending to sub millimetre-wave frequencies.
”Character cannot be developed in ease and quiet. Only through
experience of trial and suffering can the soul be strengthened,
ambition inspired, and success achieved.”
Helen Keller
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Chapter 1
Introduction and Motivation
“Stay connected” is the motto of today’s information technology age. Information ex-
change, in the form of data, speech, text, images, video and audio, is increasingly com-
mon in all parts of our daily life. Various communication technologies such as telephony,
optical and wireless networks, internet and satellite have revolutionised the way we live.
Such technologies have increased interaction and enabled easier connection, bringing
people together and aiding the sharing of ideas, hopes, and fears.
The wireless technology market today features important existing and emerging applica-
tions such as mobile telephony, WLAN, radar and remote sensing. All these applications
require faster speeds and higher data rates. This ever-increasing demand for a faster,
larger bandwidth, wireless spectrum has resulted in a growing need for researchers to
exploit higher frequencies, such as the upper microwave and millimetre-wave bands1, to
expand the available spectrum to meet these demands.
The most widely known development in the application of millimetre-wave technology
occurred around the time of the second World War when the Massachusetts Institute of
Technology (MIT) Radiation Laboratory developed millimetre-wave radar technology.
Bell Telephone Laboratories had also explored millimetre-wave technology for conven-
tional radio communication. Atmospheric attenuation due to oxygen, water vapour and
rainfall, at these frequencies, was a serious disadvantage for long distance radio trans-
mission. In 1949 R. Beinger conducted an early measurement clarifying the oxygen
absorption near 60 GHz (5 mm wavelength) [2]. Since then, more suitable applications
1Millimetrewave frequencies range between 30GHz and 300GHz.
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for microwave and millimetre-wave frequencies, such as automotive radar, medical imag-
ing and optoelectronics have been identified. Figure 1.1 summarises a range of some of
the applications in the millimetre-wave region today. These applications have been tra-
ditionally implemented using expensive compound semiconductor technologies such as
Gallium Arsenide (GaAs) and Indium Phosphide (InP).
Figure 1.1: Range of some of the applications in the millimetre-wave region.
The main parameters that influence the choice of device technology for any microwave
and millimetre-wave system are cost, performance, size, power consumption and time
to market, in addition to high-density integration capability. The latter is very de-
sirable since it enables smaller and faster systems that are cost effective and efficient.
Modern CMOS technologies have emerged as a strong candidate for many commercial
millimetre-wave applications. Silicon technology has been advancing since the invention
of the silicon transistor in 1954, shortly after the invention of the silicon germanium
transistor (SiGe) in 1947 at Bell Labs. The continued development of the transistor
and semiconductor technology in the 1960’s opened a new realm of opportunities for
signal processing. Signals could be generated using solid-state circuits through the de-
velopment of on-chip oscillators and phase-locked loops. Extensive analog functions can
now be realised on-chip, as well as high speed digital functions. The first commercial
metal oxide semiconductor (MOS) transistors were built with minimum feature size of
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approximately 25µm with low cut-off frequency (ft). Using such a transistor as an am-
plification stage, at high GHz frequencies, was impossible as the operation frequency can
only be a fraction of ft. Recent developments in radio frequency (RF) CMOS technology
have improved the technology node to 45 nm. Such sub-100 nm technology allows ft of
150 GHz and beyond. This enables the design of microwave and millimetre-wave CMOS
circuits.
1.1 Why Silicon CMOS?
There are three major semiconductor technologies for integrated circuit fabrication: sil-
icon (Si), germanium (Ge) and III-V technologies such as GaAs and InP. From these
three, silicon has been the mainstream semiconductor substrate material for integrated
circuit (IC) circuits, mainly due to the following [3, 4]
• Silicon can be grown in very large scale single crystals (200 mm−300 mm in silicon
compared to 100 mm in GaAs) yielding many low-cost integrated circuits per wafer.
• Silicon has a good thermal conductivity (1.31 W/cm.◦C compared to 0.55 W/cm.◦C
for GaAs and 0.68 W/cm.◦C for InP) allowing efficient removal of dissipated heat.
• Silicon allows a controllable high dynamic range of doping concentration for both
n-type and p-type impurities.
• Silicon has a good mechanical strength, facilitating ease of handling and fabrica-
tion.
• It is easy to make very low resistance ohmic contacts to silicon, thus minimising
device parasitics.
• Silicon is abundant on earth in the form of sand and can be easily purified.
The continuous down scaling of the CMOS metal-oxide-semiconductor field-effect-transistor
(MOSFET) has helped dominate the integrated circuit industry. The circuit perfor-
mance has improved due to the lower power dissipation, faster speed and the reduced
circuit size. However, when it comes to high frequency integrated circuit design silicon is
not the prime candidate. This field has been dominated by III-V technologies for many
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years. Silicon MOSFET performance is still substandard in comparison to III-V tech-
nologies (GaAs pseudomorphic high electron mobility transistor (pHEMT), InP high
electron mobility transistor (HEMT), InP heterojunction bipolar transistor (HBT)) due
to the following disadvantages:
1. Lower carrier mobility: Silicon carrier mobility is much lower than that of a
III-V material, which could potentially introduce limitations to the performance
of the device. While the ft of today’s CMOS technology is well under 200 GHz,
InP devices with an ft of approximately 400 GHz and an fmax of over 1 THz have
been reported [5, 6].
2. High sheet resistance of the polysilicon gates: The gate material used for
CMOS devices is polysilicon, which has a much higher sheet resistance (∼ 10 Ω/cm)
than the metal used for the gates of GaAs field-effect-transistors (FETs). A higher
gate resistance can reduce the transistor power gain and increase the noise figure.
Fortunately, simple layout techniques can be used to minimise the effects of the
polysilicon gate as will be described in this work.
3. Low resistivity substrate: The substrate resistivity of III-V material (GaAs
substrate resistivity ∼ 107 − 109 Ω− cm) [7] is significantly higher than silicon
(10− 15 Ω− cm). Signals that couple to the low resistivity silicon substrate suffer
substantial losses, especially at microwave and millimetre-wave frequencies. This
makes designing silicon integrated passive components extremely challenging.
4. Complex device modelling: GaAs FET can effectively be treated as a three
terminal device. The existence of the bulk terminal and the body-effect complicate
matters for silicon MOSFET modelling and design.
Despite all the advantages of III-V technology, the interest in silicon for commercial
microwave and millimetre-wave systems is increasing. Commercial applications out-
lined in the previous section are cost sensitive and need to benefit from the economy
of scale. The worldwide manufacturing capacity of silicon technologies, and its supe-
rior yield compared to its III-V rivals, can reduce the costs as required for commercial
applications. In recent years advances in silicon technology, mainly driven by digital
applications, has provided the opportunity for silicon devices to perform well in the high
GHz frequency bands. In particular, the performance of CMOS technology, quantified
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by the cut-off frequency (ft), maximum oscillation frequency (fmax) and the minimum
noise figure (NFmin), has significantly improved with geometry scaling and other rele-
vant technology enhancements. At the 45 nm technology node2, CMOS preforms with
a ft = 280 GHz, fmax=550 GHz and a NFmin of about 1 dB @ 30 GHz making it a good
candidate for millimetre-wave systems. Apart from cost benefits, silicon presents a sig-
nificant advantage over III-Vs in terms of yield and level of integration. This enables
the implementation of entire transceiver topologies on a single die. These topologies are
key to many commercial millimetre-wave systems such as car radar systems.
CMOS has a cost advantage over other silicon technologies such as bipolar complemen-
tary metal oxide semiconductor (BiCMOS) and silicon on insulator (SOI) technologies.
CMOS offers the same level of performance as BiCMOS with half the geometry length.
The routing metal density for BiCMOS, compared to an equivalent performance as
CMOS chip, is however considerably lower. Even if the cost per area for the two tech-
nologies were equal, this difference in the metal density will directly increase the area of
the digital portion of the system, resulting in a significant increase in the cost [8].
Silicon’s real strength lies in its integration capability. In fact, BiCMOS, silicon germa-
nium (SiGe), and possibly CMOS are the only feasible system on chip (SoC) solutions
for communication systems. GaAs and InP lag far behind silicon technologies in device
density and yield. Very large scale integration (VLSI) on III-V semiconductors is still
far from reality. In Table 1.1, a comparison of the characteristics between silicon and
2Technology node for silicon is defined by the minimum gate channel length.
Table 1.1: Performance characteristics of silicon and III-V technologies.
Characteristic
Silicon III-V
CMOS
0.18µm
SiGe BiCMOS
0.18µm
SOI CMOS
0.18µm
GaAs HBT
Power device
InP HBT
1µm
InP HEMT
0.15µm
ft (GHz) 45 120 60 25 160 130
fmax (GHz) 60 100 75 50 200 185
NFmin (dB) 0.7@2 GHz 0.4@2 GHz <1@2 GHz N/A N/A <1@2 GHz
Substrate resistance
(Ω-cm)
10 10 10-2000 1M 1M 1M
Cost Low Medium Medium Medium High High
Integration capability
(SoC)
Good Good Good Difficult
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III-V technologies in terms of figures of merits, substrate resistance, integration capa-
bility and cost, are illustrated. Finally, silicon technologies have a large cost advantage.
Lower substrate cost, higher yield, and much greater infrastructure investments are all
responsible for the lower cost per chip area of silicon. More importantly, silicon SoC ca-
pability can dramatically reduce the total system cost, including design and fabrication,
by eliminating external components and reducing the board area. In view of this silicon
is the technology adopted in this work
1.2 CMOS Millimetre-wave Challenges
Despite the advantages, CMOS also has some serious challenges. These can be sum-
marised as follows:
• Traditionally radio frequency integrated circuit (RFIC) have been implemented
in standard computer-aided design (CAD) packages using circuit models available
for basic active and passive components. Every silicon foundry develops its own
compact models which enable accurate simulations. However, these models are
generally basic models for digital logic, and even if the foundry design kit includes
an RF library, it is normally intended for low RF frequencies and can not guarantee
accuracy at higher frequencies [9].
• The lack of accurate circuit models for passive and active components presents
one of the most challenging problems for silicon RFIC designers. As the frequency
of operation increases, the physical modelling of passive structures becomes more
difficult due to the complexity of radio frequency phenomena like the eddy current
effects and the substrate losses in the CMOS process.
• Furthermore, the active device’s maximum gain decreases when operating near
the technology cut-off frequencies (ft, fmax). At this point the substantial pas-
sive losses, and the low active devices gain, can reduce the chances of the circuit
meeting the aimed specifications. Hence, RFIC designers must make an exten-
sive effort to model and optimise passive and active devices at microwave and
millimetre-wave frequencies, to ensure perfectly matched measured and modelled
performance, therefore ensuring successful ICs.
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1.3 Design Methods and Approach
As mentioned earlier, millimetre-wave circuits have, traditionally, been implemented
using III-V technologies (GaAs, InP,..etc). For these technologies, active and passive
devices models were developed by the foundries and made available for standard CAD
packages. This enabled accurate design and simulations far beyond 100 GHz [10]. On the
other hand, CMOS active and passive device models, operating in the upper microwave
and millimetre-wave frequencies, are not readily available. In fact, foundry provided,
CMOS models of active devices are limited to low RF frequencies[9]. Furthermore,
models of passive devices such as (transmission lines, spiral inductors, capacitors or
resistors) are not suitable for designing circuits operating at high frequencies because
of the lossy nature of the silicon substrate, the thin dielectric layers residing above
the substrate, and the metal density requirements of CMOS technologies. Therefore, a
systematic approach is needed for developing models that take into account the extrinsic
layout parasitics, distributed effects and the challenges of CMOS. In view of this, custom
models, that take into account the extrinsic layout parasitics and are accurate for the
operation regimes, will be developed. Additionally, custom designed transmission lines
and inductors, that exhibit lower losses at higher frequencies, along with interdigitated
(comb) capacitors, RF and direct current (DC) probe pads will be designed, fabricated,
measured and modelled in this work. All these components form a high frequency
library that can be used to design circuits operating at microwave and millimetre-wave
frequencies with an improved degree of accuracy. Figure 1.2 describes a systematic
project design flow chart that shall be used to obtain a successful circuit design cycle in
CMOS.
The flow chart includes test structures on chip, measurements, electromagnetic simula-
tions and parasitic extractions to capture the high frequency behaviour of transistors,
transmission lines, spiral inductors and capacitors. This is followed by the circuit design
of test LNA amplifiers. For verification and characterisation of the active and passive
components, two test chips3, illustrated in Figure 1.3, containing test structures were
fabricated and measured. The test chips comprised of a variety of passive and active
structures of different sizes and type such as RF NMOS transistors (conventional and
3Two test runs, 40 chips per run, 30 chips were measured and characterised from the first run and
28 chips were measured and characterised from the second run.
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Figure 1.2: Design flow for a successful circuit design cycle in CMOS.
modified layout), Comb capacitors, spiral inductors, resistors, transmission lines, in ad-
dition to calibration and de-embedding structures. The following is a detailed list of
fabricated structures:
1. Transistors
(a) RF NMOS, Common source configuration, Gate width = 2µm x 40 fingers.
(b) RF NMOS, Common source configuration, Gate width = 4µm x 40 fingers.
(c) RF NMOS, Common source configuration, Gate width = 6µm x 40 fingers.
(d) RF NMOS, Common source configuration, Gate width = 8µm x 40 fingers.
(e) RF NMOS, Common source configuration, Gate width = 2µm x 5 fingers.
(f) RF NMOS, Common source configuration, Gate width = 2µm x 10 fingers.
(g) RF NMOS, Common source configuration, Gate width = 2µm x 20 fingers.
(h) RF NMOS, Common source configuration, Gate width = 2µm x 40 fingers.
(i) RF NMOS, Common source configuration, Gate width = 2µm x 80 fingers.
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2. Transmission lines (Microstrip and CPW): unshielded, shielded (ground and float-
ing) and Slow wave.
3. Multi-finger comb capacitors: single ended (supply-ground bypass capacitors) and
two port (AC coupling capacitors).
4. Spiral inductors: shielded (ground and floating) and unshielded spirals.
5. 50 Ω poly-resistors.
6. On-wafer calibration and de-embedding structures.
(a) Test chip 1 (b) Test chip 2
Figure 1.3: Test chips containing test structures such as: NMOS transistors, multi-
finger comb capacitors, spiral inductors, 50 Ω resistors, transmission lines, in addition
to calibration and de-embedding structures
Active and passive device model libraries were created using the measured and extracted
data of the test structures. This enabled the design of CMOS circuits operating beyond
the technology capabilities as will be shown in this work.
1.4 Thesis Aims and Outline
The work presented in this thesis has two main aims, the first is to optimise the perfor-
mance of CMOS for millimetre-wave technology. To achieve this goal, millimetre-wave
systems have been considered from both the device and circuit prospective. From the
device point of view, a systematic way of making high performance active devices is
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proposed and various device parameters such as power gain and noise performance are
analysed and/or optimised. An extensive investigation of accurate modelling methods
for transistors beyond 20 GHz is also performed. In relation to the circuit design side,
several high performance, low power, low noise amplifiers were designed and implemented
based on a comparative study highlighting several design topologies and techniques.
The second aim of this research was to investigate the limits of CMOS technology. More
specifically, it attempts to answer the question: at any given technology node, what is
the maximum frequency that one can design active circuits with acceptable performance
and power dissipation? To this end, some techniques to maximise the fmax of a CMOS
transistor are proposed and a low noise amplifier circuit was designed and implemented
using these devices.
The organisation of this thesis is as follows: Chapter 2 introduces and discusses mi-
crowave and millimetre-wave metrology methods. Chapter 3 details the modelling and
optimisation procedures of CMOS passive devices. Chapter 4 considers the thermal
noise in microwave and millimetre-wave devices and circuits, detailing noise and small-
signal modelling procedures of CMOS devices up to 50 GHz and 110 GHz respectively.
Chapter 5 discusses the optimisation of the physical structure of the device in order to
maximise performance. Chapter 6 outlines the design and implementation of several
low noise amplifiers. Chapter 7 concludes the thesis and proposes some future research
directions.
Chapter 2
High Frequency Characterisation
and Metrology
Accurate microwave and millimetre-wave circuit design requires precise active and pas-
sive device characterisation. Appropriate procedures and methods of characterising
device parameters, in addition to reliable measurements, are vital in order to determine
the device functionality. Since the designs involve high frequency circuits, analysing the
spectrum and power performance is also a necessity.
This chapter begins with an overview of the measurement equipment and setup, followed
by a section explaining the design of CMOS device under test (DUT). This describes the
challenges involved in measuring and de-embedding test fixtures used to characterise the
small-signal and noise parameters of devices fabricated on silicon. Several conventional
on-wafer small-signal de-embedding techniques are discussed and their shortcomings are
identified, leading to proposed improved methodologies to overcome these shortcomings.
The validity of the proposed techniques are then evaluated and compared against the
conventional techniques. These de-embedding methods are presented and discussed in
order to elucidate the robustness of these techniques for this work. Finally, the noise
pad de-embedding methodology used for device noise characterisation is discussed.
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2.1 Measurement Equipment
To verify the high frequency performance and the characteristics of circuits and devices
fabricated on CMOS chips, precise measurement equipment is needed. The type of
measurement varies depending on the circuit or device type, e.g. small-signal, power and
noise measurements. The measurements are performed on-wafer using a probe station.
The vector network analyzer (VNA) is one of the most important pieces of equipment and
it is primarily used for low power scattering parameters (S-parameters) measurements.
Every structure or circuit designed on chip requires terminal pads. Therefore, the probe
station has access to these circuits by simply lowering the probes onto the terminal pads.
The probes are a transition from coaxial to CPW and normally the tips are made of
Tungsten (W) or Beryllium copper (BeCu). Figure 2.1 depicts an on-wafer measurement
setup illustrating the CPW probes.
Frequency extenders
  N5260A (110GHz)
Vector Network Analyser
VNA (E8361A 10MHz - 67GHz)Semiconductor Parameter analyser
              SPA (B1500a)
On-wafer 
probe station
           
CPW probes
           Picoprobe / ACP65           
Figure 2.1: On-wafer probe station setup.
The VNA can be calibrated using one of the following established techniques: short-
open-load-thru (SOLT), line-reflect-match (LRM) and thru-reflect-line (TRL). Calibra-
tion is required to define the reference point where the measurement data should be
recorded. A detailed explanation is provided in Section 2.1.2.
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Power measurements and characterisation can be cumbersome as it requires a frequency
sweep while simultaneously varying the power levels. The measurement setup primarily
consists of a frequency synthesiser (Figure 2.2(a)), a spectrum analyser (Figure 2.2(b))
and a power meter with a power sensor. The power sensor converts the RF and mi-
crowave signals to analog voltages, the latter are interpreted by the power meter into a
displayed readable value that represents the power of the signal. The accuracy of the
measurements can be affected by cables and probe losses. Hence, accurately calibrated
cable lengths are vital in this type of measurement.
Noise measurements can be performed using a dedicated noise figure analyser and a
calibrated noise source. However, in the absence of this piece of equipment a spectrum
analyser could be utilised.
(a) (b)
(c)
Figure 2.2: Characterisation and metrology equipment: (a) A frequency synthesiser
(up to 60 GHz), (b) a spectrum analyser and (c) a semiconductor parameter analyser.
2.1.1 Spectrum Analyser
A spectrum analyser is an instrument that measures the power spectra of known and
unknown signals. Spectrum analysis makes detection of dominant frequency, harmonics,
distortion, bandwidth, power and other spectral components, much easier in comparison
to time domain waveforms analysis [11].
Figure 2.3 depicts a simplified block diagram of a spectrum analyser. The input signal
is fed into a mixer through an attenuator block, which controls the sensitivity and the
level of the input signal to avoid mixer overload and distortion. If the input signal
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Figure 2.3: Simplified diagram of a spectrum analyser.
is weak, an external low noise amplifier can be used to boost it. The input signal is
mixed with a swept local oscillator (LO) signal. The low pass filter block rejects the
upper image frequency and removes any unwanted intermediate frequency (IF) signals.
Spectrum analysers typically have a narrow IF bandwidth (∼ 10 MHz) and are suited
to narrow band signals. The IF is further filtered by a resolution bandwidth filter in
order to remove any intrinsic noise embedded in the signal, which is then amplified or
compressed before being detected by a power detector. Finally, the measured power or
amplitude of the signal of interest is transferred to the display through an analog to
digital converter (ADC).
State of the art spectrum analysers have wide operating bands, for example 3 Hz to
40 GHz for the FSV40 Rohde&Schwarz and 3 Hz− 50 GHz for the E4448A from Agilent
Technologies. The frequency spectrum can be extended beyond the maximum internal
frequency capability with an external waveguide subharmonic mixer, such as V-band
(50 GHz − 75 GHz) or W-band (75 GHz − 110 GHz) mixers. Spectrum analysers can
perform multiple measurements, for example evaluation of a signal spectrum and identi-
fication of unknown spectrum components, channel power or leakage, noise figure, phase
noise and intermodulation measurements.
2.1.2 Vector Network Analyser
A VNA measures S-parameter vectors; the magnitude and phase, of all four S-parameters
of a two-port networks. Figure 2.4 illustrates a block diagram of a VNA system. It can
be seen that the VNA has two internal signal sources, RF and LO, that can sweep over
the measurement frequencies of interest. Separate external sources may be needed for
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Figure 2.4: Vector network analyser test set block diagram with an illustration of one
way, 6 systematic error terms.
operation frequencies beyond the VNA. The RF and LO are commonly set to be equal
or slightly different (about 10 kHz difference), for measuring a linear network. This
is governed by the setup of the IF bandpass filter or the IF bandwidth defined by the
user, and is in the range of several tens of Hz to several hundreds of kHz depending on
the application [11]. An actual system will have two or more stages of down-conversion
mixing for IF to achieve good accuracy. Each test port has a directional coupler for
separating the RF signals sent out to the DUT and the reflected signals from the DUT.
The directivity of the coupler limits the minimum detected power of the reflected signals
and therefore the return loss of the DUT.
Taking a two-port network measurement as a practical example, when a one-port reflec-
tion measurement (port 1) is in operation, the VNA terminates port 2 with a broadband
matched load and sets its switch to the forward mode. The RF signal is split into two
halves in terms of power. One goes into the mixer where it is mixed down by the LO
to the IF as a reference, the other goes into the DUT through the directional coupler.
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The reflected signal returns via the directional coupler to another mixer and is mixed
with the LO to generate a test IF. The measured reflection coefficient, S11, of the DUT
is derived from the measured phase and magnitude difference of the test and reference
IF signals. Similarly, the reflection coefficient of port 2, S22, can be measured.
When measuring the transmission coefficients of a two-port network, the RF signal
source still sends a signal to the DUT via the directional coupler while it is in forward
mode, the signal will pass through the DUT and is separated by the directional coupler
at test port 2 of the VNA. It is then down-converted to an IF signal as a test result.
The ratio of the power and phase of the measured signals gives the forward transmission
coefficient, or S21, of the DUT. The reverse mode leads to the derivation of S12. The final
S-parameters of the DUT are then constructed by combining the two measured individ-
ual one-port reflection coefficients, S11 and S22, and the two transmission coefficients,
S21 and S12.
Some VNAs can also provide additional functionality, such as power sweep and noise
measurements. The output power of a VNA can be varied within a certain range, at
a fixed frequency. This enables power characterisation and evaluation of a nonlinear
network, for example the 1 dB compression point of amplifiers.
2.1.2.1 System Error and Calibration
There are three basic sources of measurement error associated with the VNA:
• Systematic errors: These are due to imperfections in the analyser and test
setup. They are repeatable (therefore predictable), and assumed to be time in-
variant. Systematic errors are characterised during the calibration process and
mathematically removed during measurements.
• Random errors: These are unpredictable since they vary with time in a random
fashion. They therefore cannot be removed by calibration. The main contributors
to random error are instrument noise.
• Drift error: Is primarily caused by temperature variation and it can be removed
by further calibration. The time frame over which a calibration remains accurate
is dependent on the rate of drift that the test system undergoes in the user’s test
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environment. Providing a stable ambient temperature helps minimise the drift
error.
Figure 2.5 depicts the major systematic errors associated with network measurements.
The errors relating to signal leakage are directivity and crosstalk (leakage). Errors
related to signal reflections are source and load match. The final class of errors are related
to the frequency response of the receivers, and are called reflection and transmission
tracking. The full two-port error model includes all six of these terms for the forward
direction and the same six (with different data) in the reverse direction, for a total of
twelve error terms. This is why two-port calibration is often referred to as twelve-term
error correction [12].
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Figure 2.5: Block diagram of the system errors and a forward model of the 12-
term error model for a two-port vector network analyser, and its signal flow graph
representation with systematic errors.
2.1.2.2 Calibration Options
Figure 2.6 illustrates the basic calibration techniques available for network analysis mea-
surements. Although the VNA can perform S-parameter measurement without any
calibration, the measurement would be very inaccurate as any errors present are not
corrected. Response calibration is very simple, it only requires a thru standard with
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Figure 2.6: Calibration standards: (a) Uncorrected, (b) response, (c) 1-port, and (d)
2-port.
a known delay. This calibration option removes the frequency response errors (reflec-
tion and transmission errors)1, and is often employed in low frequency measurements
when accuracy is not important. The full 2-port calibration option is the most accurate
method of all. It removes all the systematic errors (12 errors); it requires an open,
short, broadband load standards and a thru standard with a known delay time. These
are often referred to as mechanical calibration standards.
2.1.2.3 On-Wafer Calibration
Accurate well known calibration techniques for on-wafer measurements, that define the
measurement reference plane at the probe tip, are widely available. On-wafer calibration
standards are most often fabricated either on an alumina substrate, known as impedance
standard substrate (ISS), or on the wafer containing the DUT. The calibration standards
are: thin-film resistors (load), short-circuit connections (short) and 50 Ω transmission
lines (thru). Figure 2.7 illustrates an ISS, provided by Cascade Microtech r, fabricated
on alumina. The inset shows the load, short, thru and alignment standards. The open
standard is also available on substrate. However, it is normally performed by raising the
probes in the air above the wafer.
The correct probe placement is very important to ensure accurate and repeatable cali-
bration for on-wafer millimetre-wave measurements. Inconsistent probe placement and
overdrive, can change the pad inductance and contact resistance resulting in errors [13].
1Response is a vector magnitude and phase normalisation of a transmission or reflection measure-
ments.
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Figure 2.8 shows the correct probe tips alignment and placement using the alignment
markers on the ISS.
Thru Short Load(50Ω)
         Open
 (On Substrate)
Alignment
Veri"cation lines (450 µm, 900 µm, 1800 µm, 3500 µm, 5250 µm )
Figure 2.7: The impedance standard substrate (ISS) 101-190 fabricated by Cascade
Microtech featuring the short, 50 Ω load, thru, on substrate open standards, alignments
markers and verification lines of multiple length.
Initial contact Final contact
(a) (b)
Figure 2.8: Correct alignment and placement of probe tips using the ISS Alignment
markers: (a) Initial contact with ISS and (b) probe skating forward (50µm− 250µm).
On wafer calibration can be performed using the following VNA calibration techniques:
• SOLT (short-open-load-thru):
The most common and the simplest method amongst all the mentioned calibration
methods. It requires a short, open, 50 Ω load (often laser-trimmed) and a 50 Ω
transmission line (thru) with a known electrical length, as shown in Figure 2.9(a).
This technique is suitable up to millimetre-wave frequencies. The open, short
and load measurements will correct the forward and reverse directivity, reflection
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Figure 2.9: 2-port calibration techniques: (a) SOLT (short-open-load-thru), (b) SOLR
(short-open-load-reciprocal), (c) TRL (thru-reflect-line) and LRM (line-reflect-match)
and (d) LRRM (line-reflect-reflect-match).
tracking, isolation and port matching errors. On the other hand, the thru will
correct the transmission reflection [14]. The SOLT standards are reasonably well
modelled with simple lumped elements; open-circuit capacitance (Copen)
2, load
inductance (Lload), short-circuit inductance (Lshort) and thru delay (normally 1 ps
for 101-190 ISS).
• SOLR (short-open-load-reciprocal):
This is almost identical to SOLT calibration with only one difference. This tech-
nique, shown in Figure 2.9(b), assumes the thru standard is reciprocal and less
than 180◦ [15, 16]. The advantage of this calibration method is that the thru
standard does not require detailed information as long as it is reciprocal. This
is particularly useful when two devices are far apart [17] and when calibrating a
VNA with orthogonal probe positions [12].
• TRL (thru-reflect-line(s)):
2The open circuit may exhibit a negative capacitance since the probe lifted in the air has less tip
loading than when it is in contact with a wafer.
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Features much simpler standards compared to SOLT and short-open-load-reciprocal
(SOLR). As shown in Figure 2.9(c), it only requires a thru standard, a short or an
open standard, and one or more transmission line standards with electrical length
shorter than 180◦ (lines should be between 20◦ and 160◦).
• LRM (line-reflect-match) and LRRM (line-reflect-reflect-match):
These are shown in Figure 2.9(c) and (d). On-wafer LRM method requires a known
electrical length line, two reflects standards either open or short, and two imper-
fectly matched loads [18]. The advantages of the LRM method is that it does not
require prior details about the reflect standards. line-reflect-reflect-match (LRRM)
is an improved version of LRM [19, 20]. It requires two additional undefined shorts
and only one matched load should be measured at either port. This calibration
method minimises the inaccuracies caused by probing misalignments with short
and matched load standards [21]. However, it is unable to define the reference
impedance.
2.2 Measurement Setups
In this section, the setup required for active and passive devices measurements including:
DC, small-signal RF and noise measurements are described.
2.2.1 DC Measurements as a Prerequisite for RF Measurements
Active devices characterisation always begins with a DC performance check. The instru-
ment used to perform the DC measurements is the B1500a semiconductor parametric
analyser with 4 source/monitor units (SMUs), shown in Figure 2.1(c). The I-V char-
acteristics of the transistors are measured as a function of gate source voltage (Vgs)
and drain source voltage (Vds). Each voltage sweep is asserted through a designated
SMU. Figure 2.10(a) shows the Id-Vd characteristics for six different Vgs values. It can
be observed that in saturation a very large output resistance (Rds) would be expected
because of a very small increase in Ids over a wide range of Vds. Figure 2.10(b) shows
the Id-Vg characteristics of a transistor in the linear region with Vds = 0.05 V. The
gate-voltage axis intercept of the linear extrapolation of the IdVg curve at the point
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of maximum transconductance, gm, provides the extrapolated value of the threshold
voltage, Vth [22].
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Figure 2.10: NMOS transistor DC measurements, device dimensions 80µm (2µm
per finger): (a) Id-Vd measurement plot and (b) Id-Vg measurement plot with Vth
extraction.
2.2.2 Small Signal High-Frequency Measurements
On-wafer S-parameter measurements up to 110 GHz were performed using a Cascade
Microtech semi-auto probe station, ACP (65 GHz) or Microprobe (110 GHz), ground-
signal-ground (GSG) coplanar waveguide probes, and an Agilent E8361A PNA with
N5260A frequency extender. Figure 2.11 shows the small-signal measurement setup for
65 GHz and 110 GHz. The effects of the pads were de-embedded when measuring indi-
vidual devices (transistors, transmission lines, inductors, capacitors etc). Pad removal
is not necessary for the designed circuits such as amplifiers and oscillators as the pads
are included in the design.
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Figure 2.11: Small signal RF measurement setup: (a) 110 GHz measurement setup
and (b) 65 GHz measurement setup.
2.2.3 High-Frequency Noise Measurements
The noise measurement setup varies depending on the purpose of the measurement,
for example, the setup used to extract the noise parameters of a transistor is slightly
different to that used to obtain the noise figure and gain of a low noise amplifier or
any other circuit block. The difference is in the complexity and the time required to
perform the measurements. The setups shown in Figure 2.12(a) and (b) depict the Y-
factor and the gain methods respectively. These setups perform identical noise figure
measurements. Figure 2.12(a) depicts the Y-factor setup [23, 24]. This setup requires a
solid state noise source, that can operate in the desired frequency band (Agilent 346C
Noise Source, 10 MHz to 26.5 GHz). However in the absence of such a source, or the need
for higher frequencies, a frequency synthesiser with a variable output power could be
used. For example the 60 GHz Wiltron 68187B synthesiser, with variable output power
from −20 dBm to +20 dBm. This is illustrated in Figure 2.12(b) and referred to as the
gain method [25]. The output of the frequency synthesiser is attenuated externally to
achieve the low power needed for the noise measurement (≤-70dBm). This power is
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calibrated using a HP8487A 50 GHz power sensor with a HP837B power meter, before
performing any measurement.
The setup shown in Figure 2.12(c) is commonly known as source pull and it is based on
a multiple source impedance technique proposed by Uhlir and Adamian to extract the
noise parameters (NFmin, Γopt, Rn) [26, 27]. When characterising the noise performance
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Figure 2.12: Noise measurement setup for various application: a) Y-factor method -
solid state noise source (up to 26 GHz) based noise figure measurement setup, b) gain
method - frequency synthesiser based noise figure measurement setup and c) device
noise characterisation measurement setup.
High Frequency Characterisation and Metrology 25
of a transistor, it is highly unlikely that the minimum noise figure occurs at 50 Ω input
impedance, but instead at some other, complex impedance. The minimum noise figure
occurs at some specific impedance referred to as Γopt. A fourth value, noise resistance
Rn, represents the rate of change of the level of noise when varying the source impedance
presented to the DUT. Lower Rn means a more desirable, shallower slope where the noise
figure does not rapidly increase as impedance moves away from Γopt. The noise source
pull technique involves varying the source impedance presented to a transistor (DUT)
and measuring the noise figure. Based on Equation 2.1 the noise parameters can be
extracted from the measurement using the least-square fitting algorithm.
F = NFmin +
4Rn
Z0
|Γopt − Γs|2
|1 + Γopt|2 (1 + |Γs|2) (2.1)
where F is the noise figure, NFmin is the minimum noise figure, Rn is the noise resistance,
Z0 is the characteristic impedance, Γopt and Γs are the optimum and the source reflection
coefficients respectively.
The source pull measurement system normally consists of the following: a noise figure
analyser or a spectrum analyser to measure noise power (such as an Agilent N8975A,
FSV Rhode&Schwartz, or any other spectrum analyser); a source tuner to vary the
impedance presented to the DUT (can be either manual or automatic); a noise source or
a frequency synthesiser, with an attenuated output, to represent hot and cold states to
the DUT; a vector network analyser (VNA) to measure S-Parameters (such as an Agilent
PNA); and miscellaneous components such as adapters, cables etc... The measurement is
automated and the data is recorded using Labview scripts run from a PC. The source pull
measurements in this study were kindly performed by Murray microwave engineers, using
a source pull setup, shown in Figure 2.13, for 8-50 GHz noise parameter measurements
using a Maury MT7553B01 noise receiver module and a Maury MT984AU01 automated
tuner with the Agilent PNA-X network analyser.
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Figure 2.13: Murray microwave source pull automated setup for 8-50 GHz noise pa-
rameter measurements.
2.3 Device Under Test
Unfortunately, when performing on-wafer measurements, it is not possible to directly
probe and measure the intrinsic device. Instead the DUT is embedded in a test fixture
consisting of probe pads and interconnects to the DUT. As the frequency measurement
increases, the fixture de-embedding becomes far more important and challenging, par-
ticularly since the pads introduce parasitic effects, which can have an impact on the
measured parameters of a device. These parasitics are usually much larger than the
device used for modelling. For this reason understanding and designing the probe pads
and interconnects, coupled with accurate de-embedding, are key to achieving better and
more accurate device models.
CMOS devices with aluminium pads oxidise immediately once exposed to air, a thin layer
of aluminium oxide is formed on top of the aluminium surface resulting in large con-
tact resistance. Conventional RF probes use tips made of tungsten (W) that can break
through the oxide layer formed on top of the aluminium pads due to its firmness. Unfor-
tunately, tungsten itself oxidises and the contact resistance increases over time leading
to poor measurement repeatability. Fortunately, nickel-alloy tips have been developed
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that provide very low and stable contact resistance (less than 0.1 Ω) when probing alu-
minium pads [28]. This is critical since the contact resistance must be repeatable for
accurate de-embedding.
To respect the confidentiality imposed by the non-disclosure agreement with Texas In-
struments (TI), the following information shall remain general. More detailed infor-
mation can be obtained directly from the foundry. TI 0.18µm standard logic CMOS
technology features both n-channel and p-channel type transistors with nominal operat-
ing voltages of 1.8 V and 5 V respectively. The latter exhibits thicker gate oxides. The
CMOS process uses shallow trench isolation (STI) to allow a higher density of integration
and is based on a p-type low resistivity substrate (0.015 Ω/cm), with an optional 5.5µm
thick 30 Ω/cm epitaxial (EPI) layer. Further frontend features include deep n-wells.
The metal back-end can provide up to six metal layers (M1-M6) for interconnects. Fig-
ure 2.14 shows a detailed illustration of the technology layer structure, including metal,
oxide, substrate and passivation layers with their corresponding parameters.
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Figure 2.14: Detailed layer structure of TI CMOS technology process.
Electromagnetic simulators such as Agilent Momentum require substrate definition in
order to simulate the designed structures correctly. The substrate definition includes the
number of layers, position of each layer and composition of each layer. Silicon substrate
permittivity and conductivity values are also needed. For the metal layer the required
parameters are conductivity and metal thickness. The metal layers are interspaced by
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SiO2 dielectric layers. The backplating of the silicon substrate is represented by the
closed boundary (ground) and at the top of the silicon substrate the free space is set as
an open boundary (air).
2.3.1 Pad Design and Modelling
In order to perform any type of on-wafer measurements on the DUT, RF signals and
bias supply voltages must be provided through appropriate pads. For the RF signals,
coplanar waveguide (G-S-G) pads with a pitch3 of 100µm are used, as shown in Fig-
ure 2.15. The design of the probe pads on lossy silicon substrate involves a trade-off
between resistive losses, parasitic capacitance and port-to-port isolation [13].
100 µm
60 µm
40 µm
60 µm
100 µm
Figure 2.15: The layout of shielded RF GSG pads.
The pad capacitance should be small, otherwise it could potentially RF short-circuit
high frequency signals to ground. The signal pad should therefore be implemented on
the top most metal layers and it should occupy a small area [29]. The minimum pad
size is limited by the smallest area on which a reliable probe contact is possible and
the foundry design rules. The ground pads are realised by a stack of all metal layers
from the top most metal layer (M6) down to the ground plane, which is a metal 1 sheet
that covers the substrate. The size of the ground pads should be large to realise a large
contact area and to accommodate any probe pitch. The passivation layer is removed
over the entire pad surface. Dummy fillings of all the unused metal layers between the
3The distance between the centre points of two adjacent contacts.
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pad and the ground plane are placed under the signal pads in order to comply with the
metal density design rule.
The bias pads are similar to the ground pads in the G-S-G configuration mentioned
above. The difference is that the metal stack of the bias pads descends down to the
layer in which the bias signal is routed. The layers below the pad, except the ground
plane, are removed in order to ensure substrate shielding.
Connecting the grounds on-chip through a ground plane ensures balanced ground cur-
rents and a very low-impedance ground return path. Imbalanced ground currents lead
to parasitics that are different from those de-embedded during calibration. No electrical
static discharge (ESD) protection is integrated in the pads as the realised circuits are
intended for research purposes only. However, in a commercial design, ESD protection
circuits are extremely crucial.
The pad model is extracted from an open and short circuited pad structure using simul-
taneous Y and Z-parameter fitting. As shown in Figure 2.16 the RF pad model is formed
by two branches, one in series and another in parallel. The series part is composed of
the pad inductance and resistance in series with a transmission line that represents the
connection leading to the device. The parallel branch consists of the oxide capacitance
and the ground shield resistance.
Silicon
substrate
(a) (b)
OxideRp
Cp
G
G
S
Metal
Patterned Ground 
            Shield
Shield resistance
Z0=47.5
l=82µm
Rs=175 mΩLs=1.97 pH
Cp=67 fF
Rp=20.7 Ω
Input Output
Cp
Rp
Figure 2.16: CMOS millimetre-wave G-S-G test pads: (a) Equivalent circuit repre-
sentation of the test pad including inductances, capacitances and a transmission line
and (b) 3D representation of one test pad illustrating the ground shield layer with the
associated parasitics.
The lumped component values in the pad model are tuned to match the obtained pad
measured network parameters. Figure 2.17 shows the measured Y and Z-parameters
compared to the modelled parameters. Extracting the parallel capacitance and resis-
tance, as well as the series inductance, is simple. However, the series resistor exhibits
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Figure 2.17: Modelled (solid lines) and measured (markers) Y and Z-parameters
fitting for a G-S-G RF pad.
small values (a few hundred mΩ). This resistor contributes to the losses in the signal
and affects the quality factor of the passive structure. For this reason it should be
modelled accurately. Large variation in the value of this resistor has little effect on the
S-parameters. Therefore, when optimising the pads or any other passive device model,
S-parameter fitting should be avoided as it overshadows any series resistance in the
model with a 50 Ω series resistor added by the simulation to each port. Instead Y and
Z-fitting are used to ensure accurate model parameter values.
The transmission line in the pad model is represented by an Agilent advanced design
system (ADS) transmission line model, CPW line or an ideal physical transmission line
component (TLINP). These models are obtained from a measured transmission line
fabricated on the same wafer. The TLINP line model requires the following parame-
ters: characteristic impedance (Z0), effective dielectric constant (keff), attenuation (α)
in dB/m and the dielectric loss tangent (TanD). The TLINP model shall be discussed
in further detail later on in this thesis.
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2.4 Conventional On-Wafer Small Signal De-embedding
De-embedding is a term used to define the process of eliminating the influence of the
transition region between the probe, probe pads and the DUT. The de-embedding struc-
tures should be implemented on wafer together with the DUT to ensure accurate results.
In this section, conventional on-wafer de-embedding techniques are listed and explained
along with their pros and cons.
2.4.1 Open De-embedding
Open de-embedding is the most commonly used approach due to its simplicity. It only
requires an open dummy structure as shown in Figure 2.18. This technique assumes that
the parasitics leading to the DUT are all in parallel with the DUT [30]. This assumption
reduces the accuracy of the technique as it neglects the physical inductive and resistive
nature of the pads. To clarify further, this de-embedding technique only removes the
shunt parasitics from the measured device using an open dummy structure. Practically,
this procedure is accurate up to 10 GHz for small on-chip structures.
The open de-embedding procedure can be performed using the following steps:
DUT
Y2Y1
Y3
R1 R2P1 P2 Y2Y1
Y3
R1 R2P1
P2
DUT Open
R1
P1
R2
P2
R1
P1
R2
P2
Figure 2.18: Open de-embedding: The DUT with the measurement pads and the
open dummy structure with the corresponding equivalent circuits.
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1. Measure the scattering parameters of the DUT (SMeasDUT) and the open structures
(SMeasOpen).
2. Convert the measured scattering parameters to Y-parameter matrices (YMeasDUT , Y
Meas
Open).[
SMeasDUT
]
−→
[
Y MeasDUT
]
(2.2)[
SMeasOpen
]
−→
[
Y MeasOpen
]
(2.3)
3. Calculate the S-parameters (SDUT) of the intrinsic DUT structure by subtracting the
open structure from the DUT as follows:
[
YDUT
]
=
[
Y MeasDUT
]
−
[
Y MeasOpen
]
, (2.4)[
YDUT
]
−→
[
SDUT
]
. (2.5)
2.4.2 Open-Short De-embedding
This technique is the most common approach used for de-embedding structures for up
to very high frequencies. Open and short dummy structures are required to perform
this technique as shown in Figure 2.19. The open dummy structure removes the shunt
DUT
Y2Y1
Y3
Z2Z1
Z3
R1 R2P1 P2 Y2Y1
Y3
R1 R2P1 P2
Y3
Z2Z1
Z3
R1 R2P1 P2Y2Y1
DUT Open Short
R1
P1
R2
P2
R1
P1
R2
P2
R1
P1
R2
P2
Figure 2.19: Open-short de-embedding: The DUT with the measurement pads and
the open and short dummy structures with their equivalent circuits.
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parasitic elements, whereas the short dummy structure removes the series elements,
providing for far more accurate device de-embedding results.
The open-short de-embedding procedure involves the following steps:
1. Measure the scattering parameters of the DUT (SMeasDUT), open (S
Meas
Open) and the short
(SMeasShort) structures.
2. Convert the measured scattering parameters to Y-parameters matrices (YMeasDUT, Y
Meas
Open
and YMeasShort). [
SMeasDUT
]
−→
[
Y MeasDUT
]
(2.6)[
SMeasOpen
]
−→
[
Y MeasOpen
]
(2.7)[
SMeasShort
]
−→
[
Y MeasShort
]
(2.8)
3. Subtract the open structure from the DUT then convert the results to Z-parameters
using
[
YDUT/Open
]
=
[
Y MeasDUT
]
−
[
Y MeasOpen
]
, (2.9)[
YDUT/Open
]
−→
[
ZMeasDUT/Open
]
. (2.10)
4. Subtract the open structure from the short then convert the results to Z-parameters
using
[
YShort/Open
]
=
[
Y MeasShort
]
−
[
Y MeasOpen
]
, (2.11)[
YShort/Open
]
−→
[
ZMeasShort/Open
]
. (2.12)
5. Calculate the S-parameters (SDUT) of the intrinsic DUT structure by subtracting the
results of step 3 and 4 as follows:
[
ZDUT
]
=
[
ZMeasDUT/Open
]
−
[
ZMeasShort/Open
]
, (2.13)[
ZDUT
]
−→
[
SDUT
]
. (2.14)
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At millimetre-wave frequencies, the accuracy of the open and open-short methods are
questionable as the open and short dummy structures have some parasitics that are
not present when the DUT is connected. The short dummy structure has an extra
parasitic inductance to ground and the open dummy structure has an extra parasitic
fringing capacitance. This may lead to over de-embedding and in some cases optimistic
or degraded device performance [31]. To overcome this problem, 3-step, 4-step or even
5-step de-embedding techniques have been proposed [32–34]. These methods involve
complex analysis and many dummy structures, this could lead to measurement errors
due to probe misplacement, not to mention the extra area these dummy structures
occupy, which for a compact CMOS chip is extremely vital. In this work a simple 2-
step method, with much less area consumption, was developed to overcome these issues.
Two new simple de-embedding methods are introduced and explained. These methods
are validated through a comparative study with measured and de-embedded parameters
extracted from various passive and active devices.
2.5 Proposed On-Wafer Small Signal De-embedding
2.5.1 Modelled Pads De-embedding
All the designed on-chip components use the same probe pads. This technique can be
used efficiently as it relies on the modelled pads described in Section 2.3.1. The pad
network parameters are converted to ABCD parameters and used as a chain network
composed of a left pad, DUT, right pad, as shown in Figure 2.20. This technique provides
higher accuracy at millimetre-wave frequencies since it models the non-ideality caused
by the taper, connecting the probe pads to the interconnect transmission line that leads
to the DUT.
This de-embedding procedure involves the following steps:
1. Measure the scattered parameters of the DUT (SMeasDUT) then convert to ABCD param-
eters (AMeasDUT). [
SMeasDUT
]
−→
[
AMeasDUT
]
(2.15)
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Figure 2.20: Modelled pad de-embedding technique.
2. Convert the scattered parameters of the modelled left and right pads to ABCD
parameters matrices ALPad, ARPad respectively.[
SLPad
]
−→
[
ALPad
]
(2.16)[
SRPad
]
−→
[
LRPad
]
(2.17)
3. Calculate the S-parameters (SDUT) of the intrinsic DUT structure using[
AMeasDUT
]
=
[
ALPad
] [
ADUT
] [
ARPad
]
, (2.18)[
ADUT
]
=
[
ALPad
]−1 [
AMeasDUT
] [
ARPad
]−1
, (2.19)[
ADUT
]
−→
[
SDUT
]
. (2.20)
2.5.2 Pad-Short De-embedding
This technique is proposed to improve the accuracy of the de-embedding process up
to millimetre-wave frequencies. As shown in Figure 2.21, a zero length thru dummy
structure and a short dummy structure are used to extract the pads parasitics. This
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technique provides accurate de-embedding for both symmetric and asymmetric devices.
The short structure compensates for the inductance to ground parasitic elements in the
active device.
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Figure 2.21: Modelled pad-short de-embedding technique.
The proposed de-embedding procedure involves the following steps:
1. Measure the scattered parameters of the DUT (SMeasDUT), the 0 length thru (Sthru) and
the short (SShort) structures.
2. Convert the measured scattered parameters to ABCD parameter matrices (AMeasDUT,
Athru, AShort).
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3. Calculate the ABCD parameters of the left and right side pads, [ALPad] and [ARPad]
respectively, using
[
Athru
]
=
[
ALPad
] [
ARPad
]
, (2.21)
[
ALPad
] [
ARPad
]
=
 1 + y1y2 1y2
y1 1
  1 1y2
y1 1 +
y1
y2
 , (2.22)
[
Athru
]
=
 Athru Bthru
Cthru Dthru
 =
 1 + 2y1y2 2y2 (1 + y1y2 )
2y1 1 +
2y1
y2
 , (2.23)
[
ALPad
]
=
 1+Athru2 Dthru−1Cthru
Cthru
2 1
 , (2.24)
[
ARPad
]
=
 1 Dthru−1Cthru
Cthru
2
1+Athru
2
 . (2.25)
4. Subtract the pads from the DUT using the short pads and convert to Z-parameters
using
[
AShort/Pad
]
=
[
ALPad
]−1 [
AShort
] [
ARPad
]−1
(2.26)[
AShort/Pad
] −→ [ZShort/Pad] (2.27)
5. Subtract the pads from the DUT and convert to Z-parameters using
[
ADUT/Pad
]
=
[
ALPad
]−1 [
AMeasDUT
] [
ARPad
]−1
(2.28)[
ADUT/Pad
] −→ [ZDUT/Pad] (2.29)
6. Calculate the S-parameters (SDUT) of the intrinsic DUT structure using
[
ZDUT
]
=
[
ZDUT/Pad
]− [ZShort/Pad] (2.30)[
ZDUT
] −→ [SDUT] (2.31)
2.5.3 Experimental Results - Evaluation and Comparison
In order to evaluate the performance of the previously mentioned two methods (modelled
pad and pad-short), comparisons were made with the conventional techniques (open
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and open-short). The aim of the evaluation is to demonstrate that the proposed de-
embedding techniques can be applied to symmetric (reciprocal) and asymmetric (non-
reciprocal) structures. The first and most straight forward evaluation process involves
de-embedding a symmetric structure such as a transmission line. The second evaluation
process involves de-embedding an asymmetric structure for example a transistor.
1. Symmetric structures de-embedding evaluation
The DUT used for the symmetric structure evaluation is a 300µm long CPW
line (coplanar waveguide), constructed to provide a characteristic impedance Z0 =
50 Ω, using the top most metal layer (metal 6 = 1µm thick) and separated from
the meshed ground plane (metal 1) by a 6.54µm layer of oxide with a dielectric
constant of r = 4. The signal line width is 15µm and the gap spacing between
the signal and ground lines on each side is also 15µm. It can be seen from the
results presented in Figure 2.22 that the de-embedded extracted line parameters
from the open method are higher than those extracted from the other methods.
This is mainly due to the fact that open de-embedding does not consider the series
parasitics and only accounts for the parallel ones. It therefore results in a larger
error when compared to the other methods, especially at very high frequencies. On
the other hand, the pad-short, modelled pad and open-short methods exhibit very
little difference across the entire measurement spectrum. This is a good indicator
that the proposed methods are reliable and can be used to de-embed the pad
parasitic effects from any reciprocal structure up to 110 GHz.
2. Asymmetric structures de-embedding evaluation
The asymmetric evaluation was conducted on an n-MOSFET, with a total gate
width of 80µm divided into 40 fingers, 2µm wide each, with a channel length of
0.18µm. The device was connected in a common source configuration and biased
at a gate voltage of Vg = 0.9 V and a drain voltage of Vd = 1.3 V.
Figure 2.23 shows the maximum stable gain (MSG), the unity current gain (fT
= |h21|) and the open-circuit voltage gain (Av0). It can be seen that the most
sensitive parameter to de-embedding variation, especially at very high frequen-
cies, is Av0. Therefore by comparing the results from open and open-short de-
embedding with those obtained from the pad-short and modelled pad methods,
it can clearly be seen that for the frequencies between 1 GHz − 40 GHz all the
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Figure 2.22: Plots comparing open, open-short, modelled pad and pad-short de-
embedding methods evaluated on a CPW line: (a) The attenuation constant, (b) the
phase constant, (c) the real part of the characteristic impedance of the line, (d) the
imaginary part of the characteristic impedance of the line, (e) the extracted resistance,
(f) the extracted conductance, (g) the extracted inductance per unit length and (h) the
extracted capacitance per unit length.
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Figure 2.23: The evaluation and comparison of different de-embedding methods:
Device capacitances Cgs, Cgd and Cds.
methods show similar results. The open method starts to deviate at frequencies
above 40 GHz, whereas the other de-embedding methods maintain a good agree-
ment up to 75 GHz. Again, the difference occurring in the open method is mainly
due to the fact that the series parasitics are totally neglected in the de-embedding
process, this leads to under de-embedding errors. As for the other de-embedding
methods, the difference starts to appear at frequencies above 75 GHz. At such
high frequencies the series source to ground impedance, which serves as a negative
feedback to the MOSFET, is normally neglected in the open and the modelled pad
methods. This causes the difference in the results when compared to open-short
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and pad-short as both of those methods consider the source impedance in the de-
embedding process. Although open-short and pad-short take into account every
parasitic element, the advantage that pad-short has over open-short is that, as dis-
cussed earlier in this chapter, the dummy structure of the latter suffers the extra
fringing and series parasitics that do not exist when the device is attached. In con-
trast, the pad-short method relies on a thru structure to extract the pad parasitics
and the short structure accounts for the series source to ground element. The re-
sults mentioned above demonstrate a good indicator that the pad-short method is
reliable and can be used to de-embed the pad parasitic effects from any reciprocal
or non-reciprocal structure up to 110 GHz.
2.6 On-Wafer Noise De-embedding
Noise de-embedding is very important when performing noise measurements mainly due
to the probe pads added noise effects. The probe pads reactive network will transform
the noise parameters of the DUT, in addition to the losses, thermal noise contribution
to the overall noise measurements. Therefore, these effects have to be de-embedded in
order to ensure accurate noise parameter extraction and device noise characterisation.
Technically, any small-signal de-embedding method can be used for noise de-embedding
with slight modification.
Noise de-embedding requires knowledge of two port noisy networks representation, cor-
relation matrices and conversions as well as an understanding of two-port noisy network
theory.
2.6.1 Conventional Noise De-embedding Technique
The simplest noise de-embedding technique is based on the open-short de-embedding
technique described in Section 2.4.2. This approach requires open and short dummy
structures and involves the following steps:
1. Convert the measured S- parameters of the DUT, and the open structure (SDUT ,
SOpen) to Y-parameters (YDUT , YOpen).
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2. Determine the correlation matrix CYDUT using[
CYDUT
]
= 2KT<[YDUT ] (2.32)
where <[ ] denotes the real part of a complex number.
2. Perform the open-short de-embedding technique as follows:
[
YDUT/Open
]
=
[
YDUT
]
−
[
YOpen
]
(2.33)[
CYDUT/Open
]
=
[
CYDUT
]
−
[
CYOpen
]
(2.34)[
YShort/Open
]
=
[
YShort
]
−
[
YOpen
]
(2.35)[
CYShort/Open
]
=
[
CYShort
]
−
[
CYOpen
]
(2.36)
3. Convert the measured S-parameters of the DUT, and the short structure (SDUT ,
SShort) to Z-parameters (ZDUT , ZShort).
4. Convert CYDUT/Open and CYShort/Open to their Z-parameter correlation matrices CZDUT/Open
and CZShort/Open using
[
CZDUT/Open
]
=
[
ZDUT/Open
] [
CYDUT/Open
] [
ZDUT/Open
]†
(2.37)[
CZShort/Open
]
=
[
ZShort/Open
] [
CYShort/Open
] [
ZShort/Open
]†
(2.38)
where [T]† is the transpose conjugate of [T].
5. Determine the correlation matrix CZ using[
CZ
]
=
[
CZDUT/Open
]
−
[
CZShort/Open
]
(2.39)
6. Transform CZ to CA with [
CA
]
=
[
TA
] [
CZ
] [
TA
]†
(2.40)
[
TA
]
=
 1 −A
0 −C
 (2.41)
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7. Calculate the noise parameters NFmin, Rn and Yopt using
[
CA
]
=
 Rn NFmin−12 − Rn Y ∗opt
NFmin−1
2 − Rn Yopt Rn |Yopt|2
 (2.42)
Rn =
CA11
2 kB T
(2.43)
Yopt =
√
CA11CA22 − (=(CA12))2 + j =(CA12)
CA11
(2.44)
NFmin = 1 +
1
kB T
(
<(CA12) +
√
CA11CA22 − (=(CA12))2
)
(2.45)
NFmin = 1 + 2(CA12 + CA11 Y
∗
opt) (2.46)
8. Extract NFDUTmin , R
DUT
n and Y
DUT
opt from C
DUT
A and compare to verify the de-embedding
procedure.
This method is convenient for calculating the noise parameters of intrinsic devices.
However, just like small-signal de-embedding, this technique could cause over or un-
der de-embedding due to the extra parasitics introduced by the open and short dummy
structures. To avoid this problem, a new method based on the technique described in
Section 2.5.2 is proposed.
2.6.2 Proposed Noise De-embedding Technique
In the proposed method, the pads and the intrinsic device with some series and parallel
parasitic elements are combined to form the DUT as shown in Figure 2.24.
The noise de-embedding is performed as follows:
1. Measure the scattered parameters of the DUT (SMeasDUT ), the 0 length thru (Sthru) and
the short (SMeasShort) structures and convert it into Y-parameters (Y
Meas
DUT , Ythru, Y
Meas
Short)
and ABCD parameters (AMeasDUT , Athru, A
Meas
Short) .
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Figure 2.24: Noise de-embedding.
2. Calculate the ABCD parameters of the left and right pads [ALPad] and [ARPad],
respectively using
[
Athru
]
=
[
ALPad
] [
ARPad
]
(2.47)
[
ALPad
]
=
 1+Athru2 Dthru−1Cthru
Cthru
2 1
 (2.48)
[
ARPad
]
=
 1 Dthru−1Cthru
Cthru
2
1+Athru
2
 (2.49)
3. The measured short structure can be represented as a chain of three cascaded noisy
networks (ALpad, AShort and ARpad) and the measured DUT can be represented in a
similar fashion. Therefore AShort and ADUT can be determined as follows:
[
AMeasShort
]
=
[
ALPad
] [
AShort
] [
ARPad
]
(2.50)[
AMeasDUT
]
=
[
ALPad
] [
ADUT
] [
ARPad
]
(2.51)[
AShort
]
=
[
ALPad
]−1 [
AMeasShort
] [
ARPad
]−1
(2.52)[
ADUT
]
=
[
ALPad
]−1 [
AMeasDUT
] [
ARPad
]−1
(2.53)
4. Calculate ZDUT and ZShort from ADUT and AShort.
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5. Subtract ZShort from ZDUT and convert the result to ABCD matrix ADUT/Short.
[
ZDUT/Short
]
=
[
ZShort
]− [ZDUT ] (2.54)
6. Determine the correlation matrix CADUT/Short using[
CZDUT/Short
]
= 2KT<[ZDUT/Short] (2.55)[
CADUT/Short
]
=
[
TA
] [
CZDUT/Short
] [
TA
]†
(2.56)
[
TA
]
=
 1 −A
0 −C
 (2.57)
7. Calculate the noise parameters NFmin, Rn and Yopt.
[
CA
]
=
 Rn NFmin−12 − Rn Y ∗opt
NFmin−1
2 − Rn Yopt Rn |Yopt|2
 (2.58)
Rn =
CA11
2 kB T
(2.59)
Yopt =
√
CA11CA22 − (=(CA12))2 + j =(CA12)
CA11
(2.60)
NFmin = 1 +
1
kB T
(
<(CA12) +
√
CA11CA22 − (=(CA12))2
)
(2.61)
NFmin = 1 + 2(CA12 + CA11 Y
∗
opt) (2.62)
8. Extract NFDUTmin , R
DUT
n and Y
DUT
opt from C
DUT
A and compare to verify the de-embedding
procedure.
2.6.3 Results - Evaluation and Comparison
The proposed noise de-embedding method was evaluated on an NMOS transistor, with a
total gate width of 80µm divided into 40 fingers, 2µm wide each, with a channel length
of 0.18µm. The device was connected in a common source configuration and biased at a
gate voltage of Vg=0.9V and a drain voltage Vd=1.3V. Source pull noise measurement
was performed on the device. Open-short and pad-short methods were used to de-embed
the measured noise parameters.
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The measurement results shown in Figure 2.25 depict a negligible difference between
the two methods for all the noise parameters up to 20 GHz. This result shows that the
pad-short method agrees with the published open-short de-embedding method at lower
frequencies. However, as the frequency increases the difference between pad-short and
open-short results increases. This is due to the extra fringing parasitic capacitance that
the open dummy structures exhibits at high frequencies. The pad-short method uses
a zero-length thru dummy structure rather than an open structure, this reduces the
parasitic effects at higher frequency and makes the measurement result much smoother.
Although pad-short results deviate from those of the open-short method, the difference
at 50 GHz is still small (0.1%). This further indicates that the pad-short noise de-
embedding method is reliable for the subtraction of both the pad parasitics up to 60 GHz.
0
1
2
3
4
5
Open-Short
Pad-Short 
NF
m
in
, 
(dB
)
Raw data 
0 10 20 30 40 50 60
freq, GHz
0 10 20 30 40 50 60
freq, GHz
Γ
o
pt
, 
(de
gr
ee
s)Phase
-20
0
20
40
60
80
100
120
140
160
Open-Short
Pad-Short 
Raw data 
0 10 20 30 40 50 60
0.5
0.6
0.7
0.8
0.9
1.0
1.1
freq, GHz
Γ
o
pt
Magnitude Open-Short
Pad-Short 
Raw data 
Rn
, 
(Ω
)
10
15
20
25
30
35
Open-Short
Pad-Short 
Raw data 
0 10 20 30 40 50 60
freq, GHz
Figure 2.25: Plots comparing raw data, open-short and pad-short de-embedding
methods performed on a NMOS transistor: a) The minimum noise figure (NFmin),
b) the equivalent noise resistance (Rn), c) the magnitude of Γopt and d) the phase of
Γopt.
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2.7 Summary
This chapter began by illustrating the various important DC and RF measurement
equipments. DC as a prerequisite for RF measurement, small-signal and noise mea-
surement setups were illustrated and explained. Then the design of CMOS DUT was
explained, challenges involving measuring and de-embedding test fixtures were discussed
and addressed. Several on-wafer, conventional and proposed, small-signal and noise de-
embedding techniques were presented. None of these methods is capable of completely
removing the probe pad effects to very high frequencies. Each de-embedding technique
introduces some error. This error can not be exactly determined by verification pro-
cesses otherwise these processes could be used to de-embed the DUT perfectly and with
great accuracy.
Chapter 3
Integrated CMOS Passive
Components
3.1 Introduction
Traditionally, microwave and millimetre-wave circuits have been implemented using com-
pound semiconductors such as GaAs and InP. In the past few decades however an in-
creasing interest in high frequency silicon technology has been witnessed mainly due to
its low cost, high integration capabilities, high dielectric constant, good thermal con-
ductivity, minimal variation with temperature and frequency, and multi-interconnect
metal layers (6 to 9 metal layers). The latter can be of a great help when it comes to
building integrated passive devices such as transmission lines, inductors and capacitors.
In spite of all the aforementioned benefits of silicon technology in microwave design, one
major disadvantage is the lower resistivity of the silicon substrate making it prone to
substrate losses in contrast to other technologies such as GaAs. This stems from the
parasitic electromagnetic (EM) signal propagation through the silicon substrate [35]. It
is therefore vital to design passive structures that can overcome this disadvantage giving
an improved performance.
In this chapter, the different CMOS passive structures are first introduced, with the as-
sociated challenges highlighted. Following this techniques to overcome the shortcomings
are presented and discussed. Finally a physical model of each of the above structures
are implemented and verified.
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3.2 On-chip Spiral Inductor
On-chip spiral inductors are the largest silicon area consuming devices for RFICs and
play a very important role in any wireless system performance. Therefore, characterising
and modelling them accurately are vital for any RFIC designer.
3.2.1 Structure
Typically, spiral inductors are designed by placing a metal track in a planar spiral
configuration. The terminals of the inductor are the two ends of the spiral. The most
common spiral configurations are circular, octagonal, hexagonal and square as shown
in Figure 3.1. Spiral inductors are usually characterised by the line width ‘W’, the
spacing between tracks ‘S’, the diameters ‘din’ and ‘dout’, and the number of turns ‘N’.
Several topologies are available for implementing an on-chip inductor, of which the spiral
inductor gives an optimal performance.
Figure 3.1: Planar spiral inductors with different shapes.
Figure 3.2 (a) shows a single-ended inductor, often used in matching networks and bias
circuits, e.g. noise and power matching networks of an amplifier. This inductor is
normally implemented using a track on the top metal layer with an underpass made on
lower metal layers as shown in Figure 3.2 (a). Figure 3.2 (b) and (c) show symmetric
spiral inductors with and without a centre tap, which connects to the centre node.
These types of inductors are often used in differential circuits such as mixers and voltage
controlled oscillators.
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Under layers
(b) (c)(a)
Figure 3.2: On-chip spiral inductors: (a) single-ended, (b) symmetric and (c) sym-
metric with a centre tap.
Spiral inductors are normally analysed using one of the following methods:
• The numerical method: This approach is based on finite element solutions of
Maxwell’s equations [36, 37], iterative convergence of the geometric mean distance and
the arithmetic mean distance of each conductor segment with other neighbouring tracks
in the structure. Despite the accuracy, this method requires expensive software and
enormous computing capabilities.
• The physical electrical equivalent circuit model (Compact model): This
method allows for fairly accurate circuit simulation and faster model development, as well
as inductor optimisation. In addition, this method captures the principal phenomena
that affect the performance of the spiral at high frequencies.
3.2.2 Performance Estimation
1. Quality factor (Q)
The Q is a critical figure of merit to assess the performance of spiral inductors. It
represents the efficiency of an inductor to store magnetic energy despite parasitic
effects [38]. To a certain extent, Q can be interpreted as the difference between
the average stored magnetic energy and average stored electric energy, divided by
the total energy dissipated in a signal cycle.
Q ≡ 2ω0 net energy stored
average power loss
= 2ω0
Wm − We
PR + PG
(3.1)
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Q is also often defined as the ratio of the imaginary to the real part of the
impedance of the spiral with one of its terminals connected to ground. The sim-
plest and the most widely used definition of the quality factor of a spiral inductor
is
Q =
=(Z11)
<(Z11) =
ωLs
Rs
(3.2)
where ωLs and Rs represent the imaginary and the real parts of the complex
impedance Z11 respectively.
2. Self-Resonance Frequency
Since the spiral inductor exhibits both inductive and capacitive behaviours, the
parasitic capacitances will resonate with the inductance at a certain frequency,
referred to as self resonance frequency. Generally a spiral inductor that is closer to
the substrate or larger in size has a higher total parasitic capacitance and a lower
self-resonant frequency.
3. Inductance and resistance
Inductance and resistance are two important parameters to estimate the perfor-
mance of a spiral inductor. The characteristics of a spiral inductor are shown in
Figure 3.3; inductance, resistance and quality factor. Note that at the resonance
frequency, where the inductance crosses zero and turns capacitive, is the same
point where the quality factor equals zero.
3.2.3 Physical Phenomena
The performance of silicon on-chip spiral inductors has improved with technology ad-
vancements, such as the use of copper metallisation, increase the metal thickness (in-
crease the number of strapped metal layers), and the use of lower permittivity dielectrics.
Despite these enhancements, a variety of electromagnetic and physical phenomena de-
grade the performance of on-chip spiral inductors at high frequencies as outlined below.
1. Skin and Proximity Effect
The skin effect is a well-known phenomenon defined as the tendency of current to
flow closer to the surface “skin” of a conductive material as the frequency increases
Integrated CMOS Passive Components 52
[39]. The depth of the current flow, skin depth (δ), is determined by
δ =
√
2ρ
ω µ0 µr
(3.3)
where ρ is the resistivity of the conductive material in Ω.cm, µr is the relative
permeability of the material, µ0 is the permeability of free space and ω = 2pif
represents the angular frequency. Due to current crowding at the surface and
corners of the conductor, the effective cross-sectional area of current flow shrinks
and the resistance increases. Inductance is also affected by the skin effect. At low
frequencies, the magnetic flux of the EM waves is contained within the conductor
as well as outside it. As the frequency increases, the current flows near the surface
thereby reducing the field lines inside the conductor, causing substantial EM field
attenuation.
Proximity effect, another current crowding phenomenon, is the result of currents
flowing in nearby conductors. Proximity effect causes the resistance to increase
and the inductance to decrease in a manner similar to the skin effect. At higher
frequencies the conductor becomes much thinner due to the skin effects. This
enables designers to use thinner metal layers with little impact on the circuit loss.
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Figure 3.3: On-chip spiral inductors characteristics inductance, resistance and quality
factor versus frequency. The marker indicates the self resonance frequency.
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Although the resistance increases with frequency, the losses per wavelength can
actually decrease.
The skin effect, or current constriction, is non-uniform as a function of the location
in the spiral due to the non-uniformity of the magnetic field. At low frequencies
the current is nearly uniform whereas at high frequencies non-uniform current
flows due to proximity effects. The magnetic field is strongest in the centre of
the spiral [40] and thus the time varying magnetic field produces eddy currents of
greatest strength in the volume of conductors near the centre of the device. Since
at high frequencies current constriction limits the current to the outer edges of
the conductors, conductor width does not have as strong influence on minimising
metal losses as at low frequencies. For this reason [40] suggests removing the inner
turns to produce a ‘hollow’ spiral. Another approach is to decrease the width of
the inner turns and to effectively move these turns closer to the outer edge. This
approach contrasts with the approach suggested by [41] where the sum of the metal
pitch and spacing, W+S, is kept constant.
2. Electric Field Induced Substrate Loss
Silicon resistivity varies from insulating (ρ ∼ 10 kΩ.cm) for lightly doped silicon
to conductive (ρ ∼ 10 − 0.1 Ω.cm) for heavily doped silicon. Typically, spiral in-
ductors are fabricated on top of a doped silicon substrate and the bottom of the
substrate is connected to ground. Consequently, a time-varying electric field origi-
nates from the inductor and mostly terminates at ground. This field penetrates the
substrate and introduces loss. The amount of loss depends on the substrate doping,
the inductor geometry, the height of the inductor above the substrate and the fre-
quency of operation. Additionally, such an inductor couples noise capacitively into
the substrate and is susceptible to noise from the substrate. A patterned ground
shield (PGS) was introduced by [38] to address this problem. The PGS terminates
the electric field and prevents it from reaching the substrate. This eliminates the
electric field induced substrate loss but increases the parasitic capacitance, Cp,
of the inductor. The reason behind the patterned rather than solid shield is to
avoid eddy current flowing through it, which leads to performance degradation. In
the presence of a well-designed PGS, the substrate loss factor can be minimised,
leading to an improved quality factor and therefore an improved performance.
3. Magnetic Field Induced Substrate Loss
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The magnetic fields interaction with the silicon substrate is key to determining
the performance of passive RFIC structures. The time-varying magnetic field
induces eddy currents in the substrate which cause loss. This loss manifests itself
as a decrease in the quality factor of the inductors and increased attenuation in
transmission lines. The induced eddy currents in the substrate create their own
magnetic field, which opposes that of the spiral inductor, causing a decrease in the
net inductance. Although patterned ground shields can prevent interaction of the
electric field with the silicon substrate, they do not prevent magnetic field effects.
Attempts have been made to eliminate substrate losses, caused by magnetic fields,
by techniques such as fabricating suspended inductors by etching wells in the silicon
underneath [42, 43], using micro electromechanical system (MEMS) to fabricate
inductors far from the silicon surface [44] and using high-resistivity (> 10 kΩ.cm)
substrates [45].
3.2.4 High Frequency Equivalent Circuit
High frequency equivalent circuit representation of spiral inductors has been researched
extensively [1, 46–54]. Figure 3.4(a) shows the equivalent circuit model of a spiral in-
ductor on a doped silicon substrate, including the effects of various phenomena at high
frequency. The DC values of the elements in the model are relatively simple to calculate.
However the estimation of high frequency values can be very challenging. In the physi-
cal model shown in Figure 3.4(b) Ls and Rs are the wiring inductances and resistance
respectively. Ls can be computed using Grover [55] and Greenhouse [56] methods. Rs is
calculated by using conductor dimensions and the technology parameters such as metal
sheet resistance ρ. Lskin and Rskin describe the skin and proximity effects. Lskin, Rskin,
Ls and Rs can be merged into Reff and Leff for practical implementation reasons. Cs
is the capacitance between the terminals of the inductor. Cox is the oxide capacitance
between the substrate and the wiring. Substrate resistance Rsi is predominantly deter-
mined by the majority carrier concentration as determined by doping concentrations and
the area the inductor occupies [57]. The substrate capacitance Csi is the self-capacitance
and is attributed to the high frequency effects occurring in the substrate [38, 58]. Simple
formulae for calculating the geometry dependent values for the equivalent circuit ele-
ments is provided in [59]. Rsub and Lsub indicate the eddy current effect due to the low
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resistivity silicon substrate. This effect can be minimised by adding a substrate shield
as shall be discussed later in this section.
3.2.5 Q Factor Improvement Methods
Poor quality factor leads to circuit inefficiencies and can affect the overall performance
of the circuit. For example, if an inductor with a very poor Q was used in a matching
network for a low noise amplifier, it may degrade the noise figure significantly and
increase distortion in the circuit. An accurate calculation of a silicon on-chip inductor
quality factor operating at high frequencies can be derived from the simple pi-model
illustrated in Figure 3.4(b) and (c) as follows [60]:
Q =
ωLs
Rs︸︷︷︸
Ideal Q
Rp
Rp +
[(
ωLs
Rs
)2
+1
]
Rs︸ ︷︷ ︸
Substrate Loss Factor
[
1− R
2
s
Ls
(Cs + Cp)− ω2Ls(Cs + Cp)
]
︸ ︷︷ ︸
Self Resonant Factor
(3.4)
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Figure 3.4: Cross section of an on-chip spiral inductor with associated parasitics at
millimetre-wave frequencies: (a) Equivalent circuit model including effects of various
phenomena, (b) simplified equivalent circuit pi-model and (c) single ended circuit model
for quality factor calculation.
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where
Rp =
1
ω2C2oxRsi
+
Rsi(Cox + Csi)
2
C2ox
(3.5)
Cp = Cox
1 + ω2(Cox + Csi)CsiR
2
si
1 + ω2(Cox + Csi)2R2si
(3.6)
The first term of the Equation 3.4 represents the ideal quality factor, while the second
term is the substrate loss factor which accounts for the energy that is dissipated in
the substrate. The third term is the self-resonance factor. It can be observed from
Equation 3.4 that in order to improve the quality factor of an on-chip inductor the
designer can:
1. Reduce the series resistance (Rs): By using wider metal tracks or using a
metal with greater conductivity (e.g., copper, gold, silver) to reduce the series
resistance improves inductor quality factor (Q). This method is the least effective
since at high frequencies the skin effects force the signal to flow in a very thin area
on the outer crust of the metal tracks. Therefore increasing the thickness of the
tracks will have a minimal effect on the resistance.
2. Reduce parasitic capacitance (Cp): Placing the inductor as far away from the
substrate as possible reduces Cp and improves the self-resonance factor.
3. Eliminate the substrate loss factor: By making the loss factor equal to unity
the substrate loss is eliminated. This is achieved when Rp is ∞. This is possible
when the silicon substrate is open. An insulating substrate [61] or a totaly etched
substrate [62] or doping the substrate very lightly or very heavily1 can make an
open substrate. On the other hand, short substrate can be achieved by using
patterned ground shielding layer between the inductor and the substrate [38, 63].
3.2.6 Implemented Design Methodology
It should be recognised that all the above-mentioned methods of improving the qual-
ity factor are limited by technological constraints. In view of this, seeking a method
1Doping the substrate very lightly or very heavily results in a very large Rp. This decreases the
electrically induced substrate losses. Other high-frequency effects, however, induce loss in heavily doped
substrates.
Integrated CMOS Passive Components 57
that abides by the technology rules and keeps within the technology constraints is very
important. In this work, an optimised spiral inductor with a patterned shield layer is
introduced. Two types of shield configurations in two forms (floating and grounded) are
presented, compared and discussed.
3.2.6.1 Patterned Shielded Structure
In an attempt to reduce the substrate losses and improve the quality factor of silicon
spiral inductors, researchers proposed creating a shield, made of lower metal layers or
polysilicon, directly underneath the passive device. The shield can be grounded or
floating. Figure 3.5 illustrates some of the patterned shields proposed by researchers. In
order to comply with the design rules associated with CMOS technology, the shield layer
can not be a solid sheet of metal. A shield should have a slotted pattern, positioned
orthogonal to the transmission lines or spiral tracks, to reduce the effect of negative
mutual coupling according to Lenzs Law2 [64]. The slots act as an open circuit to
the loop current, but must be sufficiently narrow to prevent leakage of the vertical
electric field. Although a patterned shield seems like a very effective way to improve
the quality factor, it can present several unwanted problems such as the significant
reduction of self-resonant frequency caused by the increased parasitic capacitance (Cp).
Therefore, the patterned shield design, layout, layer choice and shape, should be all
considered carefully to take into account all the possible effects and drawbacks that may
degrade the performance of passive devices. The shielded structures implemented in
this work are shown in Figure 3.6. The patterned structure is a star-shape grounded
and floating shield, illustrated in Figure 3.6 (a) and (b) respectively. The shield is
constructed using strips of diffusion, silicided polysilicon and metal 1, as illustrated in
Figure 3.6(c). These layers, based on their distance away from the spiral inductor tracks
(implemented on metal 6), were chosen to minimise the parasitic capacitance. The
width and the spacing between the shield strips are set to the minimum value allowed
by the technology design rules, which is 0.45µm wide strips spaced by 0.45µm. The
patterned shield, presented in Figure 3.6(a), is composed of 4 segments. Each segment
consists of strips positioned transversely to the inductor tracks above it. Metal 1 and the
diffusion strips are aligned above each other. Polysilicon strips fill in the gaps between
2An induced electromagnetic force (EMF) always gives rise to a current whose magnetic field opposes
the original change in magnetic flux
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(a) (b) (c) (d)
(e) (f) (g) (h)
Figure 3.5: Patterned shield layers design: Patterned ground shield (top row) and
patterned floating shield (bottom row).
the latter strips as shown by the 3D illustration in Figure 3.6. The grounded shield
is formed by adding a star-shape strapping, as shown in Figure 3.6(a), that connects
all the shield strips to the ground contact connected to the centre of the shield. The
ground contact is strapped with the top layer metal using adequate contacts to provide
a low-impedance path to ground. The presence of the patterned shield affects the high
frequency equivalent circuit model of the spiral inductor. Figure 3.7 illustrates the
equivalent circuit model for a spiral inductor with the presence of a patterned shield,
(b) Floating Shield(a) Grounded Shield
P-type Silicon substrate
p+ p+p+p+
Inter Layer Dielectric
Metal1
Polysilicon
Di usion
(c) Cross section of shield
Figure 3.6: Designed patterned shield for silicon on-chip spiral inductors illustrat-
ing the star-shape configuration in two different forms (floating and grounded): (a)
Star-shape patterned grounded shield; (b) star-shape patterned floating shield and (c)
illustrates the side view of a cross section of the shield structure.
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in both configurations grounded and floating, with circuit parameters to model the
behaviour of the relevant high frequency effects. It can be seen that the spiral inductor
with a patterned shield exhibits a parasitic capacitance Cp and a parasitic resistance
Rshld. The parasitic capacitance is the capacitance between the spiral tracks and the
shield. The value depends on the geometric parameters of the spiral and the distance
separating the shield from the tracks. The parasitic resistance originates from the finite
distance that the distributed capacitive current must flow through before it reaches the
ground contact. The shorter the path the smaller the resistance. This was the concept
behind the star-shape ground shield. The factor of 0.5 appears in the equivalent circuit
of the spiral inductor because half the capacitance and the resistance are distributed in
each leg of the equivalent circuit.
3.2.7 Experimental Results and Discussion
A comparative study was performed on three identical spiral inductors with different
shielding topologies; unshielded, floating patterned shield and grounded patterned shield.
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Figure 3.7: Equivalent circuit model for a spiral inductor with both patterned ground
and floating shield, showing the relevant high frequency effects such as skin/proximity
effects, eddy current and shield parasitics effects.
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The spiral inductors were fabricated using a 1 poly, 6 metal layer 0.18µm bulk CMOS
process. The structures are two-port, formed of 2 turns and designed to have a 300pH
dc inductance. These structures are constructed with the upper metal layer and with a
conductor width of 9µm, 2µm spacing between the inductor tracks, a diameter of 50µm
and a total length of 450µm, surrounded by a 25µm wide ground guard ring formed of
a metal stack (metal 2 up to metal 6).
In order to characterise the spiral inductors, a symmetric equivalent circuit lumped
elements models were extracted from the measured data. The model can be extracted
using one of two methods; Figure 3.8(a) depicts the equivalent circuit model extraction
method of a grounded two-port spiral using the complex propagation constant γ and
characteristic impedance Z0 [1]. In contrast, Figure 3.8(b) depicts a symmetric two-
port spiral inductor extraction method using Z and Y-parameters fitting method. The
extracted model parameters of the spiral inductors discussed in this study are listed in
Table 3.1.
Figure 3.9 compares the extracted inductance (a) and quality factor (b) of the unshielded
and shielded (grounded and floating) spiral inductors discussed earlier in this study. It
is evident from Figure 3.9 and Table 3.1 that shielding improves the quality factor
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Figure 3.8: Testing and parameter extraction procedure of a silicon spiral inductor:
(a) Extraction using the complex propagation constant γ and characteristic impedance
Z0 of the inductor proposed by [1] and (b) Y-parameter fitting extraction method.
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Table 3.1: Extracted model parameters and the performance metrics of the spiral
inductors listed in this study: Unshielded, Patterned grounded shield (PGS) and Pat-
terned floating shield (PFS).
Spiral Model parameters
Inductor Ls (pH) Rs (mΩ) Cox (fF) Cp (fF) Rp (Ω) Cs (fF) fresonance Q
Unshielded 280 1260.37 215 0.1 580.4 8 31 GHz ≈8
PGS 275 1100 2.79 0.1 1000 5 44.8 GHz ≈18
PFS 260 1800 4.8 0.1 130 5 72 GHz ≈23
significantly (by a factor of 3) with a small decrease in the inductance value (≈5pH).
The resonance frequency of the shielded structures is increased by a factor of 2.2 in
comparison to the unshielded structure. While this highlights the merits of shielding
the spiral inductor as part of millimetre-wave circuit design on silicon, the question
remains as to which topology, floating or grounded, is more advantageous.
The spacing between the spiral tracks and the ground guard ring is 30µm and the oxide
thickness between the inductor tracks and the shielding layer is 5.4µm. When the spiral
shield is grounded the electric field from the spiral tracks couple to the ground shield
through the 5.4µm thick oxide, the oxide thickness dictates the spiral line capacitance.
On the other hand, the floating shield channels the coupled electric field from the spiral
tracks to the ground guard ring through the oxide. This halves the line capacitance
since the effective oxide thickness is now doubled (10.8µm). These effects can be seen
in Figure 3.9 (a) where the resonant frequency of the grounded shield is lower than that
of the floating shield by a factor of 1.75. Furthermore, the floating shield inductor and
the patterned ground shield comparison reveals an improvement in the quality factor
(21%) and an increase in the inductance (approximately 15pH). This analysis confirms
the benefits of using spiral inductors, with a PFS, when designing circuits operating at
millimetre-wave frequencies.
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Figure 3.9: CMOS spiral inductors (unshielded, grounded and floating) electrical
parameters comparison: (a) Inductance value and (b) quality factor.
3.3 CMOS Transmission Lines
3.3.1 Background
Transmission lines are very important in RFIC circuit design. As the frequency of
operation increases the wavelength decreases, leading to shorter electrical length which
can be easily implemented on chip. A transmission line is a distributed structure whose
voltages and currents can vary in magnitude and phase over its length. It can be
characterised by its equivalent distributed circuit model shown in Figure 3.10 [65].
L ∆lR ∆l
G ∆l
C ∆l
∆l
l
Figure 3.10: Transmission lines distributed model.
The short piece of the transmission line, of length 4l is modelled as a frequency de-
pendent lumped element circuit where R and L are the series resistance and inductance
per unit length. G and C are the shunt conductance and capacitance per unit length.
The R, L, G and C parameters that characterise a transmission line can be related to
Integrated CMOS Passive Components 63
its characteristic impedance (Z0) and its complex propagation constant (γ) by [65–67]
Z0 =
√
R + jω0L
G + jω0C
(3.7)
γ =
√
(R + jω0L)(G + jω0C) = α + jβ (3.8)
γ
Z0
≡ jω0C + G (3.9)
γ Z0 ≡ jω0L + R (3.10)
where α and β are the attenuation and phase constants and that can be approximated
as follows:
α ≈ R
2Z0
+
GZ0
2
(3.11)
β =
2pi
λg
= ω0
√
LC (3.12)
When a transmission line is used as a resonator in a matching network, the relevant
definition of the quality factor (Q) of the line is [68]
QL =
ω0L
R
(3.13)
QC =
ω0C
G
(3.14)
1
Qresonator
≈ 1
QL
+
1
QC
(3.15)
The relation between Q, α and β of a transmission line is given as [69]
Q =
β
2α
(3.16)
Among the various types of transmission lines, the microstrip line and the coplanar
waveguide, illustrated in Figure 3.11, are most suited for silicon integrated circuits.
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Figure 3.11: RFIC transmission lines types: (a) Simplified 3D and cross-section of the
microstrip line with sidewalls and (b) simplified 3D and cross-section of the conventional
coplanar waveguide (CPW).
3.3.1.1 Modelling for CAD
Several CAD packages were used in this work; Agilent ADS suite, AWR Microwave of-
fice, Ansoft HFSS and Cadence IC design tools. The majority of commercial microwave
circuit simulators provide a length scalable model that captures the physical behaviour
of the transmission line with good accuracy up to very high frequencies, often called
“TLINP”. This is simply obtained by optimising the model parameters to fit the mea-
sured S-parameters of a transmission line with a specific geometry. Once the model is
achieved, and due to its length scalability, it can be used to model transmission lines of
the same geometry of any length, by changing the length parameter in the model. This
provides a significant advantage when it comes to designing circuits that utilise trans-
mission lines, since all the line lengths can be tuned or optimised (using the optimisation
suite) in order to obtain specific requirement, for example to realise a given impedance in
a matching network. The TLINP model contains the following parameters; the charac-
teristic impedance Z0 (Ω), the physical length L (m), the effective dielectric constant re,
the attenuation A (dB/m), the frequency for scaling attenuation F (GHz) and finally the
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dielectric loss tangent TanD. The main issue with TLINP models is that they can only
be used for transmission lines with specific geometries that have been fabricated and
measured. For geometry independent models the full-wave electromagnetic field simu-
lator HFSS can be used. The only disadvantage associated with 3D full field analysis
simulators such as HFSS is that transmission line construction and simulation can take
hours or days to complete, depending on the complexity of the structure. Generally full
field analysis possesses many advantages over equivalent circuit model based simulators,
one of which is much higher accuracy. Once the simulation results of the transmission
lines are obtained, a TLINP model is created for it to ease the circuit design process
and reduce the design time.
3.3.1.2 Microstrip vs. Coplanar Transmission line
Microstrip lines are implemented on silicon by using two metal layers separated by an
oxide layer grown on top of the silicon substrate. The top most layer, which offers
the lowest sheet resistance and highest distance from substrate, is the signal line and
the bottom layer is the ground plane. In standard CMOS, the distance between the
back end of line (BEOL) metal layers cannot be altered, hence the distance between
the signal line and the bottom ground plane (h) is fixed (∼ 4 − 6µm). The close
proximity of the signal line and the ground plane leads to a large capacitance and small
inductance per unit length. According to Equation 3.13 and Equation 3.14, this results
in a low inductive and a large capacitive quality factor. In an attempt to improve the
line inductance, microstrip lines provide another geometry design variable, the signal
line width (W). This can be decreased leading to an increased inductance. However,
reducing the line width will increase the line resistive losses resulting in quality factor
degradation. A serious disadvantage of microstrip transmission lines in CMOS is the
limited design freedom. Since (h) is fixed, the only variable is (W) and once the desired
characteristic impedance has been chosen, there is only one signal width which will meet
this requirement, and therefore no possibility of optimisation. The main advantage of
this type of transmission line is the complete shielding from substrate losses. The ground
layer forms a metal shield, stopping the electric field from penetrating into the silicon
substrate (r = 11.9). Hence the shunt loss G is in the oxide layer (r ≈ 3.9).
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On the other hand, coplanar transmission lines are implemented entirely in the top most
metal layer and their characteristic impedance (Z0), distributed inductance and capac-
itance are mostly determined by the width (W) of the signal line and the gap spacing
(S) between the signal line and the ground planes. This provides an additional degree
of freedom in their design as the signal line width can be optimised for minimum re-
sistive lossess and the gap spacing can be optimised for the inductive and capacitive
quality factor tradeoff. These parameters can be used to realise different characteris-
tic impedances, however this could lead to an unwanted slotline mode. This can be
eliminated by connecting the ground planes of each side of the signal line together with
underpasses implemented on lower metal layers [70]. In this way the ground planes of
the CPW remain at the same potential along the entire length the transmission line.
When implementing a transmission line in CMOS the metal density requirement has to
be fulfilled, which means that there has to be adequate metal at all metal levels. This is
achieved by connecting all the other metal layers together with vias to form the ground
plane for the CPW. In the microstrip case, adding ground planes similar to a CPW
line fulfills the metal density requirements. Due to the metal density requirements the
wide ground plane on the lower metal level must have longitudinal slots, which do not
interfere with the longitudinal ground currents of the microstrip line. As the distance
between the signal line and ground plane (h) is rather low when the side ground planes
are located far from the centre conductor, the signal propagates mostly in microstrip
mode.
To achieve the optimum performance transmission lines in a CMOS process one can use
the design flexibility of the CPW line and the shielding capability of the microstrip line.
The use of grounded, shielded and slow-wave CPW lines can improve the performance,
by reducing losses, when compared to a conventional coplanar waveguide [71].
3.3.1.3 Slow-wave Coplanar Waveguide: Operation and Concept
Previous studies have explored the possibility of reducing the silicon substrate losses by
isolating the transmission line from the substrate using a solid sheet metal shield. Such a
configuration is referred to as grounded coplanar waveguide (CPWG). Nevertheless losses
caused by the eddy current, formed in the solid metal sheet, makes this technique very
impractical. Inserting a solid metal shield on top of the silicon substrate significantly
Integrated CMOS Passive Components 67
reduces h, leading to a significant reduction in the quality factor and the characteristic
impedance, hence making it more difficult to achieve 50 Ω characteristic impedance.
To overcome the limitations of CPW and CPWG, new topologies of coplanar transmis-
sion lines with improved performances have been investigated. The first CPW structure,
on GaAs substrate, with a floating strips was introduced by [72]. An almost identical
structure to the latter but with the floating strips above the CPW line was demonstrated
by [73]. This structure was called a “cross-tie overlay CPW”. These transmission lines
displayed a slow-wave propagation phenomenon but suffered from large attenuation of
0.08 to 0.2 Np/mm. An attempt to implement a CPW with floating strips on a BiC-
MOS technology (10 Ω.cm silicon substrate) can be found in [74]. The results showed
that from 15 to 40 GHz, a 50 Ω slow-wave CPW with floating shield achieves a quality
factor ranging between 25 to 35.
The phase velocity of a CPW line is defined as
υp =
ω
β
=
c√
µrre
=
1√
Ll Cl
(3.17)
re = c
2
(
β
ω
)2
(3.18)
where µr is the relative permeability and is equal to 1 in most mediums of interest. The
speed of light in free space (c) is approximately 3×108m/s and re is the effective relative
permittivity (effective dielectric constant).
The phase constant can be calculated using
β = ω
√
Ll Cl (3.19)
where Ll and Cl are the inductance and capacitance per unit length.
Substituting Equation 3.19 in Equation 3.18 gives
re = c
2 Ll Cl (3.20)
According to Equation 3.17, a slow-wave phenomena in a transmission line can be
achieved by either increasing the effective relative permittivity (re), increasing the in-
ductance of the line or increasing the capacitance of the line. Increasing the inductance
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of the line degrades the quality factor as the increase in the conductor length creates
more losses causing an increase in the signal attenuation. On the other hand, increas-
ing the capacitance and re can potentially improve the quality factor. Equation 3.20
denotes that any increase in the capacitance of the line would lead to a higher re. By
introducing a shield layer underneath the conventional CPW line, this would increase
the capacitive effects between the line and the shield. This manifests as an increase in
re which leads to an increase in the phase constant (β), hence a decrease in the phase
velocity υp thereby creating a slow-wave phenomena in the transmission line. The shield
used in a slow-wave transmission line is constructed using equally spaced floating metal
strips placed underneath the line itself. The choice of shield metal layer affects the
capacitance and re. The presence of the patterned strips shield, grounded or floating,
maintains the line inductance of a conventional line, this is because the shield strips
allow the magnetic field to flow through the substrate. As for the electric field, the
shield gaps are small enough to stop it from leaking through to the substrate, therefore
the field is focussed between the line and the floating shield.
Slow-wave transmission lines exhibit shorter physical lengths than conventional lines
for a given electrical length, this is due to the increase in β which leads to a shorter
wavelength λ, hence a decrease in the physical length according to
θ = β l (3.21)
Since the quality factor of the line is directly proportional to β, as shown in Equa-
tion 3.16, this indicates that a slow-wave transition line improves significantly in com-
parison to the conventional topology.
3.3.2 Experimental Results and Discussion
In this work, five CPW lines were fabricated, measured and compared; one conventional
CPW, two slow-wave floating strips shield (S-CPW) lines and two slow-wave grounded
strips shield (SG-CPW) lines. These structures are shown in Figure 3.14. The lines
have a signal/ground line width of 15µm/45µm, with a 5µm space between signal and
ground lines. For all the transmission lines the signal line was constructed using the top
most metal layer (metal 6). The ground planes were formed of a stack of all available
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Figure 3.12: Designed CMOS coplanar waveguide (CPW) lines: (a) A conventional
CPW line, (b) a slow-wave, polysilicon floating shield, CPW line, (c) a slow-wave,
polysilicon grounded shield, CPW line, (d) a slow-wave, stacked floating shield, CPW
line and (f) a slow-wave, stacked grounded shield, CPW line.
metal layers (metal 6 down to metal 1). The floating and grounded CPW transmission
lines were designed with periodically slot-type shields, formed from strips of polysilicon
(the lowest thickness layer), to reduce the losses due to eddy current. The shield strips
are located directly beneath the CPW structure and oriented transversely to it. The
width of the strips and the spacing between them were chosen to be 0.5µm, this is
the minimum allowed by technology design rules. The performance of the transmission
lines is characterised by the following parameters: attenuation (α) in dB/mm, phase
constant (β) in rad/mm, effective dielectric constant (re), and the quality factor (Q).
For each transmission line a line of 500µm in length was measured, de-embedded and the
previously mentioned parameters were extracted as follows: The measured S-parameters
are converted to ABCD parameters, then the characteristic impedance (Z0), and the
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propagation constant (γ) of each line are calculated using
[STL] → [ABCDTL] =
 cosh(γ l) Z0 sinh(γ l)
sinh(γ l)
Z0
cosh(γ l)
 (3.22)
Z0 =
√(
BTL
CTL
)
(3.23)
γ =
acosh(ATL)
l
(3.24)
α = re(γ)(nepper/m) = re(γ)× 8.685 (dB/m) (3.25)
β = imag(γ) (rad/m) (3.26)
eff = c
2
(
β
ω
)2
(3.27)
The equivalent circuit lumped parameters are then extracted using
R = re(Z0 γ) (Ω/m) (3.28)
L =
imag(Z0 γ)
ω
(H/m) (3.29)
C =
imag
( γ
Z0
)
ω
(F/m) (3.30)
G = re
( γ
Z0
)
(S/m) (3.31)
The loss tangent is then calculated as follows:
Tanδ =
G
C ω
(3.32)
3.3.2.1 Conventional CPW Versus Slow-wave (S-CPW)
Figure 3.13 compares the attenuation per unit length (in dB/mm) of the conventional
CPW (CPW) and the slow-wave CPWs (S-CPW1 and S-CPW2). It is evident that
the slow-wave lines (S-CPW) have lower loss per unit length when compared to the
conventional CPW, as was expected. As can be seen in Figure 3.13, the conventional
Integrated CMOS Passive Components 71
CPW exhibits an attenuation of 0.98 dB/mm compared to 0.36 dB/mm at 20 GHz, and
1.98 dB/mm compared 0.59 dB/mm at 40 GHz.
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Figure 3.13: Attenuation per unit length of the conventional CPW (CPW) and the
slow-wave CPW (S-CPW1 and S-CPW2) on silicon.
Figure 3.14(a) and (b) illustrate the relative dielectric constant and the phase constant
of the conventional CPW and the slow-wave CPWs. The effective dielectric constant of
the conventional CPW is approximately 3. This is to be expected as the surrounding
material is silicon oxide and air. This demonstrates that the effective dielectric and
the wavelength of a conventional CPW can never be altered as they are determined
by the surrounding materials. Whereas, those of a slow-wave CPW can be adjusted
by changing the structure physical layout as discussed earlier in this section. It is ev-
ident from Figure 3.14(a) that the dielectric constant of S-CPW1 and S-CPW2, 13.6
and 13.4 respectively, are roughly 5 times higher than that of the conventional CPW
line implemented on silicon. It can be seen from Equation 3.27 that er is inversely
proportional to the wavelength and directly proportional to the phase constant. The
slow-wave CPW therefore exhibits double the phase constant in comparison to conven-
tional CPW. This renders the slow-wave CPW to be half the wavelength of its counter
part the conventional CPW. This is particularly useful when a more compact transmis-
sion line implementation is required for impedance matching networks and phase shift
applications.
Figure 3.15 depicts the quality factor of a CPW, S-CPW1 and S-CPW2. The slow-wave
CPW line exhibits an approximately 50% higher quality factor, at the peak frequency,
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Figure 3.14: (a) Relative dielectric constants and (b) phase constant per unit length
of the conventional CPW (CPW) and the slow-wave CPW (S-CPW1 and S-CPW2) on
silicon.
than the conventional CPW. S-CPW presents a quality factor of 22 in comparison to
11 for the conventional CPW. This is expected as the shielding layer under the slow-
wave line reduces the electromagnetic field penetrating the lossy substrate. Due to the
resultant reduction in line attenuation, a high quality factor is realised for this structure.
Contrary to this, the unshielded conventional CPW allows the electromagnetic field to
penetrate the lossy silicon substrate causing high losses which in turn leads to low quality
factor.
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Figure 3.15: Quality factors of the conventional CPW (CPW) and the slow-wave
CPW (S-CPW1 and S-CPW2) on silicon.
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Figure 3.16: Attenuation per unit length of the slow-wave CPW (S-CPW1 and S-
CPW2) and grounded slow-wave CPW (SG-CPW1 and SG-CPW2) on silicon.
3.3.2.2 Slow-wave CPW: Floating Shield (S-CPW) Versus Grounded Shield
(SG-CPW)
In a slow-wave CPW the electric field couples from the signal track through the oxide
thickness, down to the shield and back to the ground planes on both sides of the line. In
the case of floating shield, since the shield has no potential, the floating shield forms a
channel for the electric field. This results in coupling from the signal track, through the
oxide thickness and shield, to reach the ground planes on each side of the signal line. This
effectively doubles the oxide thickness, resulting in a smaller line capacitance, higher
effective dielectric constant, higher phase constant and therefore shorter wavelength.
In contrast, when the shield is grounded the electric field couples through the oxide
thickness to the ground shield directly. Consequently the oxide thickness is halved and
the line capacitance is increased.
Figure 3.16 compares the attenuation per unit length (in dB/mm) of the floating shield
slow-wave CPW (S-CPW1 and S-CPW2) and ground shield slow-wave CPW (SG-CPW1
and SG-CPW2) structures. It can be seen that the ground shield slow-wave structures
demonstrate similar attenuation per unit length across the entire measurement spectrum
(0.29, 0.3 dB/mm at 20 GHz and 0.49, 0.5 dB/mm at 40 GHz). While the floating shield
slow-wave (S-CPW1 and S-CPW2) demonstrate comparable attenuation per unit length
up to 30 GHz (0.18, 0.15 dB/mm at 20 GHz), at higher frequencies, S-CPW1 attenuation
starts to increase. This is due to the increased losses in the polysilicon shield and the
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losses caused by the magnetic field penetration through the lossy silicon substrate. On
the other hand, S-CPW2 maintains a low attenuation constant as it is designed to
reduce the losses associated with polysilicon by using a second shield layer of metal
1 (lower sheet resistance). Additionally the configuration provides complete isolation
from the silicon substrate, therefore reducing the magnetic penetration significantly.
Furthermore the attenuation of the floating and grounded slow-wave lines is similar
below 10 GHz. However, the attenuation of the ground shield SG-CPW1 and SG-CPW2
is 0.2 dB/mm higher, from 20 GHz up to 40 GHz, and at 60 GHz is 0.48 dB/mm higher
than the floating shield S-CPW1 and S-CPW2. It is evident that floating shield slow-
wave lines exhibit lower attenuation constant when compared to ground shield slow-wave.
S-CPW2 demonstrates the lowest attenuation, approximately 30% lower attenuation per
unit length, compared to all the other slow-wave structures.
The results in Figure 3.17 show that the quality factor (Q) of S-CPW2 with a floating
shield is higher than the other slow-wave structures by a factor of 1.5. Finally a compari-
son of all the presented transmission lines is listed in Table 3.2. This provides a summary
of the transmission line performance at 40 GHz, and illustrates the quality factor value
at the peak frequency (20 GHz). These values are used to create the transmission lines
CAD model discussed in the next section.
From the presented results, it can be seen that the floating shield slow-wave CPW can
be used to achieve high quality factor at high frequencies. Slow-wave CPW structures
exhibit shorter wavelength as a result of the high phase constant. This enables compact
designs and reduces the required chip area.
Table 3.2: Comparison of model parameters of the transmission lines used in this
study at 40 GHz.
Transmission line Parameters
Z0 (Ω) re α (dB/mm) β (rad/mm) Q
CPW 46.7 2.6 1.97 1.43 11@20G
SG-CPW1 54 13.6 0.81 3.24 20@20G
SG-CPW2 53.4 13.4 0.82 3.16 22@20G
S-CPW1 49.2 12.4 0.84 2.98 18@20G
S-CPW2 56.4 9.3 0.5 2.52 37.8@20G
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Figure 3.17: Quality factors of the slow-wave CPW (S-CPW1 and S-CPW2) and
grounded slow-wave CPW (SG-CPW1 and SG-CPW2) on silicon.
3.4 On-Chip Capacitors
3.4.1 Introduction
The capacitor is a device that stores electrical energy. In microwave and millimetre-
wave application capacitors are used in a DC block (alternating current (AC) coupling),
supply-ground bypass and tuned resonators. A capacitor comprises a dielectric layer
placed between two parallel metal electrodes. Classically the value of the capacitor is
obtained by
C =
0rA
t
(3.33)
where 0r is the permittivity, t is the thickness of the dielectric material and A is the
area of the metal electrodes. The main parameters that are used to characterise the
quality of a capacitor are the quality factor Q, the resonant frequency and the capacity
per unit surface area. This last parameter is of great importance for silicon integration
as the cost of an integrated circuit is directly dependent on its surface area.
In CMOS technology, the main types of capacitors are:
I. MOS Capacitor
The MOS capacitor’s structure is shown in Figure 3.18(a). The insulating dielectric
(Oxide) is sandwiched between the top “metal” plate (heavily doped N+ polysilicon)
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and the semiconductor layer (p-type silicon). This type of capacitor is influenced by the
technology scaling and provides a low capacitance per unit area and therefore are very
impractical when a large capacitance is required.
This type of capacitor is very impractical when used in microwave circuits mainly due
to the following reasons:
1. Affected by technology scaling, according to Equation 3.33 the insulator thickness
is inversely proportional to the capacitance.
2. Provides low capacitance per unit area, which can be problematic and area con-
suming when a large capacitance is required (supply-ground bypass capacitor).
3. The lossy nature of this capacitor, due to the close proximity to the silicon sub-
strate, makes it very impractical when used in matching circuits in the signal
path.
II. metal insulator metal (MIM) Capacitor
p+ Silicon substrate
(b)  MIM Capacitor
Mn
M(n+1)
M(n) Intermediate
Oxide Layers
Poly active shield
p+ Silicon substrate
Oxide Layers
p+
n-well
p+
STI STI
p+
Polysilicon
M O
S
M1
M2
(a)  MOS Capacitor
p+ Silicon substrate
Oxide Layers
Poly active shield
(c)  Comb Capacitor
T1 T2Shield
ShieldT1 T2
Shield
Shield
Cp
Figure 3.18: Capacitors in CMOS technology: (a) Metal oxide semiconductor (MOS)
capacitor, (b) metal insulator metal (MIM) capacitor with shield and (c) comb capacitor
with active poly shield.
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A planar capacitor, as shown in Figure 3.18(b), is constructed from a thin insulation
film between two metal layers [75, 76]. Normally implemented in the upper metal layers,
this makes it insensitive to the silicon substrate as the electric field is largely enclosed
between the metal layers that make up the capacitor. Unlike the MOS capacitor, MIM
capacitors are not affected by technology scaling because the insulator thickness in this
case does not scale according to process technology. This type of capacitor is very simple
to design. However it requires intermediate metal levels and this option comes at an
extra cost and may not be available in all CMOS foundries.
III. Comb (Interdigitated) Capacitor
Comb capacitors, shown in Figure 3.18(c), are often referred to as metal oxide metal
(MOM) capacitors or interdigitated capacitors and are one of the most common type
of capacitor implemented on silicon. It can be used in the pure digital CMOS process
technology at no extra cost. In addition, large capacitance per unit area can be easily
obtained. For this reason, this type of capacitor is employed in this work.
3.4.2 Designed Comb Capacitor
The comb capacitor can be formed by using metals in the same layer, or multiple layers,
as interdigitated finger structures [77–79], where each other finger is connected to either
port of the structure. In order to increase the capacitance and improve the quality
factor (by decreasing the resistance) the capacitor was implemented using a stack of all
available metal layers connected in parallel. Vertical fingers are formed of the odd metal
layers while the horizontal fingers are formed of the even layers, as shown in Figure 3.19.
The metal layers in each finger are connected together with the maximum number of
vias allowed by the layout design rules in order to use the advantage of the via to via
capacitance. The ports are composed of a wide stack of all metal layers. A shielding
layer of active-poly fingers is used under the capacitor to reduce the substrate losses.
3.4.3 Modelling and Performance Results
The comb capacitors in this work were modelled using a symmetric 2-port model, and
a 1-port model for the supply bypass capacitors as shown in Figure 3.20. C, L and R
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Port 1
Port 2 / GND
M5-M3-M1 strapped togother with vias
W
S
L
M4-M2 strapped togother with vias
Figure 3.19: Top level view of a multi finger comb capacitor layout: DC bypass 1-port
capacitor (top) and AC coupling and matching network 2-port capacitor (bottom).
represent the fingers and port networks capacitance, inductance, and resistance respec-
tively. Cox and Rox model the oxide capacitance and resistance respectively, while Csub
along with Rsub model the substrate capacitance and resistance. In order to model the
overall structure the circuit components values are optimised using Z and Y-parameters
fitting to match the modelled network parameters to the measured ones.
L RC
C
p Rp
C
p Rp
L RC
C
p Rp
(a) (b)
Figure 3.20: Comb capacitor model: (a) 2-port for matching networks and AC cou-
pling and (b) 1-port supply bypass.
Several capacitors of different values were fabricated, measured and modelled. Table 3.3
shows the modelled circuit components and resonant frequency for those capacitors.
In conventional microwave and millimetre-wave circuits, transmission lines are used to
provide the capacitance in matching networks. However, lumped capacitors can be used
if their behaviour is modelled and characterised up to the frequencies of interest. It can
be seen from Figure 3.21, which depicts the extracted capacitance of several lumped
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Table 3.3: Extracted model parameters and the performance metrics of several multi-
finger comb capacitors listed in this study; Two port(AC coupling caps) and one
port (supply-ground bypass caps) with different dimensions NvxNh with different strip
width(W) and spacing(S)
Dimensions Model parameters
NvxNh C (F) L (pH) R (Ω) Cp (F) Rp (Ω) fresonance
T
w
o-
p
or
t
W
=
0.
2
8
µ
m
S
=
0.
28
µ
m
18x18 71f 24 180m 26f 4.5K  100 GHz
24x24 158.5f 26 264m 30f 4.5K 78.4 GHz
120x20 661f 32.4 720m 27f 4.5K 34.5 GHz
120x120 3.9p 42 1.46 53f 4.5K 34.8 GHz
S
=
0.
35
µ
m
18x18 87.4f 33 200m 26f 1.6K 93.6 GHz
24x24 154f 35.4 261m 26f 1.6K 68 GHz
120x20 641f 32.3 780m 28f 1.5K 35 GHz
20x120 639f 33 780m 29f 1.5K 34.8 GHz
O
n
e-
p
or
t
120x120 3.78p 18 210m 52f 1.1K 19.2 GHz
150x150 6.1p 13 177m 53f 1.1K 17.8 GHz
200x200 10.5p 10.7 180m 62f 1.1K 14.9 GHz
288x288 23.6p 12.4 175m 68f 1.1K 9.17 GHz
comb capacitors employed in matching networks, that the capacitance varies as the
frequency increases. However for frequencies up to 60 GHz these variations do not have
a critical effect on the matching circuit.
For both AC coupling and supply bypass the capacitor should ideally have infinite
50f
60f
70f
80f
90f
100f
110f
120f
130f
140f
 C 87.5f F
 C 71f F
0 10 20 30 40 50 60 70 80 90 100 110
freq, GHz
Ca
pa
cit
an
ce
, F
152f
154f
156f
158f
160f
162f
164f
0 10 20 30 40 50 60 70 80 90 100 110
freq, GHz
Ca
pa
cit
an
ce
, F
C 158.6f F
C 156f F
C 154f F
Figure 3.21: The extracted capacitance from two port lumped comb capacitors de-
signed for matching networks (71fF, 87.5fF, 154fF, 156fF and 158.6fF).
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impedance at DC and zero impedance at the frequency of interest. Therefore, large
capacitors with a suitable self resonance frequency are required. Even if the capacitor
self-resonates at a frequency below the operating frequency, as long as its impedance at
the desired frequency is low enough, even if inductive, it can still be used as an effective
structure for both supply bypass and AC coupling. Figure 3.22 and Figure 3.23 illustrate
the measured and modelled, real and imaginary parts of Z11 and Y11 for a 6.1pF supply
bypass capacitor. It can be seen that the capacitor exhibits low impedance at 25, 40
and 60 GHz, and hence a good choice for AC coupling and supply bypass capacitors for
circuits designed at these frequencies.
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Figure 3.22: Y-parameters: Measured versus modelled for 6.1pF supply bypass comb
capacitor.
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Figure 3.23: Z-parameters: Measured versus modelled for 6.1pF supply bypass comb
capacitor.
Integrated CMOS Passive Components 81
3.5 On-Chip Resistors
3.5.1 Introduction
Resistors are important components in some RF circuits and are commonly used for cur-
rent limiting, voltage division, signal isolation and load termination. Although resistors
are linear components, their electrical behaviour in reality can be more complex. Any
small deviations from linearity in resistors can lead to unacceptable levels of distortion,
and parasitic capacitance can limit the frequency range over which a resistor can be
used. For these reasons accurate modelling of resistor nonlinearities and parasitics is
required for the design of RF circuits [80].
In CMOS technology several types of resistors are available:
I. Diffused and/or implanted resistor
A diffused resistor is formed using drain/source diffusion as shown in Figure 3.24(a).
The sheet resistance of such resistors in a salicide process is in the range of 5 to 15
Ω/ (Ohms per square). Diffusion resistors have a large voltage dependent parasitic
capacitance associated with them; hence this type is rarely used in RF design [80].
p+
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Plug
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p  substrate+
Metal (n)
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Figure 3.24: On-chip resistors in CMOS technology: (a) Diffused resistor, (b) well
resistor, (c) metal resistor and (d) polysilicon resistor.
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II. Well resistor (n-well or p-well)
Well resistors shown in Figure 3.24(b) are made up of a strip of n-well or p-well contacted
at both ends with n+ drain/source diffusion. This type of resistor has a resistance of 1
to 10 kΩ/. Well resistors are routinely used when a large resistance value is required,
such as protection resistors and pull-up/down resistors. However, noise coupling through
the substrate can be a concern when used in a low noise circuits.
III. Metal resistor
Metal resistors shown in Figure 3.24(c) give very low values of resistance (0.078Ω/),
therefore they are not commonly used.
IV. Polysilicon resistor
A polysilicon resistor is shown in Figure 3.24(d). This resistor is surrounded by a thick
oxide and has a sheet resistance in the range of 30 to 200 Ω/ depending upon doping
levels. For a polysilicide process, the effective resistance of the polysilicon is about 10
Ω/. Poly resistors in modern technologies can be designed to have small voltage and
temperature coefficients. Moreover they offer much lower parasitic capacitance than
metal, diffused and well resistors, and so are preferred for RF applications. In addition
an accurate and physically based model for polysilicon resistors is available [80, 81].
3.5.2 Resistor Layout
Figure 3.25 shows the layout of an integrated resistor consisting of a rectangle of resistive
material with contacts at either end. The low resistance of a contact effectively shorts
out the material underneath it. The current flows in this resistor from the inner edge of
one contact to the inner edge of the other.
In an integrated resistor, photolithography and etching can cause oxide openings to
vary slightly, thus leading to resistance variations. Also nonuniform current flow near
the contacts can increase its resistance. Factors relating to high frequency effects such
as electromagnetic coupling, proximity effects, skin effect, radiation and substrate cur-
rents (ohmic, eddy and displacement currents) should be taken into account in order to
accurately predict the value of a resistor. The resistor equation can be written as follows
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  substrate
W
L
L
Contacts
L W
Figure 3.25: The layout of a typical integrated resistor consisting of the resistor body
and two resistor heads.
[82]:
R = Rsh
L
W
+ 2
(
Rc +Rsh
(
W0
Wc
+4sq
))
(3.34)
where
Rc =
√
Rsh ρc
Wc
coth
(
Lc
√
Rc
ρc
)
(3.35)
4sq = 1
pi
[
1
k
ln
(
k + 1
k − 1
)
+ ln
(
k2 − 1
k2
)]
(3.36)
k =
W
W −Wc (3.37)
Here L and W are the resistor effective length and width respectively, Rsh is the sheet
resistance of the resistive material, Rc is the contact resistance, Lc and Wc are the
length and the width of the contacts, ρc is the specific contact resistance and 4sq is the
adjustment parameter for current crowding or spreading (nonuniform current flow).
Equation 3.34 shows that the length of the resistor is directly proportional to the resistor
value. Hence, larger resistors would require larger area. Different layout techniques can
be applied to create larger more compact resistors as shown in Figure 3.26. Dogbone
resistors (Figure 3.26(a)) do not pack as densely as strip (Figure 3.26(b)) or serpentine
resistors (Figure 3.26(c)). However, the errors caused by nonuniform current flow are
smaller for dogbones than for either strip or serpentine resistors, but this does not
actually improve the accuracy of the resistor [82]. To improve the accuracy of the
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resistor and reduce process variations and mismatch, dummy structures should be used
on each side of the designed resistor.
(b) (c)
  substrate
  substrate
W
L L
W
(a)
  substrate
W
L
Dummy
Dummy
R1
Figure 3.26: On-chip resistor layout examples: (a) Dogbone structure, (b) strip re-
sistor and (c) serpentine resistor.
3.5.3 Modelling and Performance Results
In this work, resistors were not used directly in the signal path, but only for bias cir-
cuitry and load termination for passive couplers. The resistors are polysilicon and n-well
resistors. Two types of poly resistors are provided in the design kit: N+ poly resistor
(rnhpoly) and P+ poly resistor (rphpoly). The resistance value varies from 1 Ω/ to
100 Ω/ with silicide layer (TiSi2 or CoSi2 or PtSi) and from 100 Ω/ to 2K Ω/
for non-silicide resistor. The non-silicide resistors are fabricated by blocking the silicide
deposition on top of the poly layer, thus achieving high resistivity [82, 83]. For large
resistance values, N-well resistors were used (100 Ω/ to 1M Ω/), however the accu-
racy is not guaranteed. In order to get optimum performance up to millimetre-wave
frequencies the width of the resistor has to be minimised, otherwise parasitics become
dominant.
Unfortunately, the models provided by the design kit are insufficient for high frequency
and new, more accurate models had to be created in order to account for the high
frequency parasitics. The high frequency equivalent circuit model is illustrated in Fig-
ure 3.27.
In order to model the overall resistor structure, the circuit model components values are
optimised using Z-parameter fitting. This will match the modelled network parameters
to the measured parameters. The mean error value between the modelled and measured
parameters is 3.4%. The circuit components values of both 50Ω polysilicon resistor and
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the 2.4kΩ N-well resistor are listed Table 3.4. Figure 3.28 depicts the Z-parameters
of the measured and modelled 50Ω polysilicon resistor and Figure 3.29 depicts the Z-
parameters of the measured and modelled 2.4kΩ polysilicon resistor.
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Figure 3.27: On-chip resistors equivalent circuit model: (a) Well resistor and (b)
polysilicon resistor.
Table 3.4: The extracted parameters values for high frequency on-chip poly and well
resistor models.
Polysilicon 50 Ω resistor
Rpoly Lct Cp Cox Rox Csub Rsub
50 Ω 16pH 20fF 19fF 45 kΩ 26fF 47 Ω
N-Well 2.4 kΩ resistor
Rwell Lct Csub Rsub
2.4 kΩ 13pH 26fF 40 Ω
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Figure 3.28: Z-parameters: Measurement versus model for the 50 Ω polysilicon resis-
tor.
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Figure 3.29: Z-parameters: Measurement versus model for the 2.4 kΩ N-well resistor.
3.6 Summary
This chapter discussed the design and optimisation of passive structures implemented
on a lossy silicon substrate. The first passive structure discussed in this chapter was
the spiral inductor. A brief background about the performance metrics and physical
phenomena was introduced followed by an equivalent circuit model of a spiral inductor
on silicon. The main challenges that degrade the performance were illustrated. Quality
factor improvement using shielding was discussed. A grounded and floating patterned
shield was proposed, followed by a case study comparison between the two shielding
methods. The second passive structure discussed in this chapter was a transmission
line on lossy silicon. These were briefly introduced and compared. Slow-wave CPW
operation was described and explained. Followed by a comparative study between a
conventional CPW, slow-wave CPW and grounded slow-wave CPW line was conducted.
The study led to the conclusion that a slow-wave CPW provides the lowest attenuation
and best quality factor when compared to the other lines listed in the study. Another
passive structure listed in this chapter was a capacitor; several different types of CMOS
capacitors were discussed. The comb capacitor was designed and modelled. The final
section detailed the results , including all the necessary details to design poly resistors
and methods to model them up to high frequencies. These passive structure will be used
to design low noise amplifiers operating at millimetre-wave frequencies as shown later in
this thesis.
Chapter 4
Millimetre-wave MOSFET
Modelling: Small-Signal and
Noise
4.1 Introduction
Generally circuit designers are used to assuming transistor models are provided by the
foundry design kit. Hence the design process consists of placing the transistor in the
schematic window, building the circuit around it, setting up the desired type of simu-
lation and beginning the simulation process. They may perform their simulations in a
number of different process corners but this is as much as they should worry about the
device modelling concept. In the case of microwave and millimetre-wave circuit design,
if this approach is employed the fabricated circuit may suffer huge variation between the
model and measurement, and in most cases it may fail to function. In order to avoid
these problems the transistors need to be accurately and extensively modelled.
Millimetre-wave transistor models are normally extracted from device measurement
data. Models of this type can be categorised as;
• Polynomial models: These are often referred as models directly described from
the S-parameter measurements. A block of 2-port S-parameters measured at spe-
cific bias points over a frequency range, used in circuit simulations as a black box.
87
Millimetre-wave MOSFET Modelling: Small-Signal and Noise 88
• Physical small-signal electrical equivalent circuit models: As the name
depicts, the device is represented by a circuit model based on the transistor physics.
Each component in this circuit has a known origin. Extracting the circuit model
components from the transistor measured S-parameters can be challenging.
Knowledge of the small-signal equivalent circuit model is key to developing circuit design
methodologies or device optimisation. By understanding the influence of each circuit
component on the device performance, designers can alter and optimise the design to
suit a specific application. In this chapter, an overview of CMOS MOSFETs and funda-
mentals of high frequency noise is first presented. This provides the foundation for the
small-signal and noise device modelling discussions that follow. Small-signal and noise
modelling methodologies, as relevant to this work, are presented and verified thereafter.
4.2 Background Theory
4.2.1 CMOS MOSFETs
The basic structure of a CMOS transistor, as shown in Figure 4.1, comprises of a silicon
substrate, heavily doped source and drain regions, an insulating layer (gate oxide) and
a polysilicon gate. The insulating layer, silicon dioxide (SiO2) or a high-k dielectric
material, separates the gate from the conductive channel. The device is operated by
two bias voltages; gate-source bias (Vgs) and a drain-source bias (Vds). The former
controls the amount of charge present in the channel, while the latter provides the
P-type Silicon substrate
n+ n+ +pSTISTIp+
M1
Polysilicon
Gate (G)Source (S)Bulk (B) Bulk (B)Drain (D)
Gate oxide
Inversion channel
p+ p+ n+STISTIn+
Oxide layers
M1
Gate (G) Source (S)Bulk (B) Bulk (B)Drain (D)
n-wellInversion channel
Salicide
PMOSNMOS
Figure 4.1: A cross section of a planar n-type MOSFET (NMOS) and p-type MOS-
FET (PMOS) structures in CMOS technology.
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means of charge flow through the channel. The charge enters and exits the channel via
the heavily doped source and drain ohmic contacts, n+ for NMOS and p+ for PMOS.
This charge flow is referred to as the drain to source current (Ids) [84]. The MOSFET
can modulate Ids by controlling the voltage applied across the gate and source terminals.
Electrically this behaviour can be represented by a current controlled source defined by
the transconductance (gm).
4.2.1.1 CMOS MOSFET Operation Modes
MOSFET operation modes are controlled by voltage potentials between the gate and
drain with respect to the source node (Vgs and Vds). The gate node controls the MOS-
FET by setting the required electrical field to determine the charge concentration in the
channel (bulk to oxide interface). Whereas the drain node controls the MOSFET oper-
ation regions and establishes the current flow between the drain and source, Ids. The
MOSFET operation modes as a function of gate voltage are divided into three regions:
Accumulation (device off), depletion and inversion (device on). On the other hand, The
MOSFET operation regions as a function of drain voltage are divided into three regions:
cut off region, linear region and saturation region.
• MOSFET Operation vs. Gate Voltage:
In a p-type substrate there is excess of positive majority carriers. An accumula-
tion layer is created by applying a negative gate voltage. This attracts the positive
majority carriers towards the oxide interface. On the other hand, any free nega-
tive minority carriers in the oxide interface are pushed deeper into the substrate
away from the oxide interface. Hence the device is in accumulation region (off).
Applying a small positive voltage to the gate, causes the positive majority carriers
to repel away from the accumulation layer and deeper into the substrate leaving
the negative charge behind. As the gate voltage increases the region near the bulk
to oxide interface become more and more depleted from holes creating a depletion
region. Further increase in the gate voltage attracts more and more free negative
majority carriers, in the substrate, towards the bulk to oxide interface. Since the
number of positive majority carriers in the p-type substrate increase due to repul-
sion from the bulk to oxide interface, negative minority carriers must be generated
to maintain neutrality. Finally a continuous n-type channel region becomes present
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at the bulk to oxide interface under gate, consisting of negative minority carriers
that were just created. The semiconductor material near the bulk to oxide inter-
face is said to be inverted thus the device is in inversion region. The gate voltage
at which this channel is formed is called the threshold voltage, Vth. The inversion
region is normally divided into two sub-regions weak and strong inversion, This
refers to the regions before and after Vth respectively.
• MOSFET Operation vs. Drain Voltage:
This dependency assumes that the device is in inversion region and the conducting
channel is already formed. The drain bias is vital for establishing the current flow
between drain and source, Ids. The MOSFET is in the cut off region when Vds
= 0V, which ideally results in Ids = 0A, as seen in Figure 4.2(a). This region
becomes present if a small Vds is applied, as shown in Figure 4.2(b). Ids will then
be about proportional to Vds, hence a linear curve characteristic is obtained. By
adjusting Vds within this region, the behaviour of a voltage controlled resistor is
obtained. As Vds is further increased however, the size of the conducting channel
starts to decrease at the drain end. At the so called pinch-off voltage Figure 4.2(c)
the conducting channel reaches only just to about the drain diffusion. Drain
current now starts to saturate, because only a depleted version of the original
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Figure 4.2: MOSFET operation modes with variable drain potential: (a) cut off
region, (b) linear region, (c) pinch-off region and (d) saturation region.
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Figure 4.3: Current-voltage (ID-VD) characteristics of an n-type MOSFET. The plot
illustrates the operation regions cutoff, linear and saturation. The dotted line seperates
the linear region from saturation region.
channel is left on the oxide to substrate interface near the drain node. Since the
MOSFET characteristics in linear region resemble a voltage controlled resistor,
the output resistance is referred to as drain-to-source resistance, rds, or the drain-
to-source conductance gds
1. The saturation region ((Vgs − Vth) < Vds) as Vds
is further increased after pinch-off, the depleted channel gradually replaces the
original channel and so the pinch-off point moves closer and closer toward the
source diffusion. As a result, the drain current becomes more and more saturated
because of the decrease in effective channel length, Figure 4.2(d). As a result
the velocity of the minority carriers saturates, and the ID-VD curve characteristic
flattens as shown in Figure 4.3. A common exception from this characteristic comes
as a consequence from channel-length modulation, which arise for short channel
devices. That is, since the effective length of the channel is reduced with increasing
Vds the effective rds is also reduced. This effect results in a small proportional
increase in Ids even in this region. Channel-length modulation is expressed by the
parameter λ, where λ = 0 indicates that the slope is zero in saturation region.
The characteristics of the MOSFET in saturation region is very similar to that of
a voltage-in-current-out amplifier, commonly named a transconductor. Because of
this the transconductance gain of the MOSFET is a very interesting parameter for
this specific region. This is modeled by the transistor transconductance, gm[85].
1gds is the inverse of rds, ideally gds is infinite when the MOSFET is in cut off
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Figure 4.4 depicts a simplified layout of an RF NMOS transistor implemented on a
silicon substrate. The transistor comprises a multi-finger configuration with double a
contacted gate polysilicon structure. Dummy gate poly is added to improve the gate
structure formation. The metal 1 and metal 2 are used to connect the gate terminal.
The source diffusions are connected using metal 1 to the bulk terminal (P-Well). The
drain diffusion is connected to metal 1, 2 and 3, and taken to the opposite side of the
gate terminal.
Drain (Metal 3)
Source (Metal 1)
Gate (Metal 2)
Dummy gate !ngers
Bulk (Metal 1)
Figure 4.4: CMOS RF NMOS transistor layout featuring multi-finger double con-
tacted gate CMOS technology.
4.2.1.2 High-Frequency Equivalent Circuit Representation
In DC operation, a MOSFET is controlled by four DC voltages; Vd, Vg, Vb and Vs.
All defined with reference to ground. As mentioned earlier, in an NMOS transistor the
channel of the device is formed by the charge (electrons) flowing from source to drain
terminals in the inversion layer. When the variation of terminal voltages is sufficiently
slow, the charges per unit area in the channel and the depletion region are unchanged
and the device is assumed to be in quasi-static operation [84]. This assumption is only
valid in DC and low frequency applications, for these conditions the quasi static model,
shown in Figure 4.5(a), can be used with negligible errors. However, when operating
at high frequencies the terminal voltages change more rapidly. As a result, the charges
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flowing in the channel do not have sufficient time to follow the variation in terminal
voltages and the quasi-static assumption becomes invalid2.
Cgd
Cgs g  VgsVgs
Gate Drain
Source
(a) Quasi-static
m Cds gds
rch
e
-jωτ
Gate Drain
Source
(b) Non-quasi-static
Cgs
Vgs
g  Vgsm
Cds gds
Cgd
Figure 4.5: Intrinsic model of a MOSFET: (a) Quasi-static and (b) non-quasi-static.
There are several ways to account for the non-quasi-static (NQS) effects in a MOSFET
model. The easiest approach is to model the NQS effects by using a single resistor
connected to the gate of the device as shown in Figure 4.5(b). This resistor introduces
a delay (τ) to the charge travelling in the channel [84].
The physical interpretation of the equivalent circuit of a MOSFET is illustrated in
Figure 4.6. It can be seen that the MOSFET consists of intrinsic and extrinsic parts.
The intrinsic part is an approximation of the device physics, and depends on the physical
dimensions as well as the biasing conditions. It forms the core of the device and consists
of a voltage dependent current source (gm.vgs.e
−jωτ ), capacitive elements such as the
gate-drain capacitance (Cgd), the gate-source capacitance (Cgs) and the source-drain
2The upper frequency limit of the quasi-static model is proportional the cut-off frequency (fT ), which
is approximately proportional to 1/L2, where L is the transistor channel length [86].
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Figure 4.6: Physical interpretation of the equivalent circuit of a high frequency n-type
MOSFET.
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capacitance (Cds). In addition to resistive elements which include the drain conductance
(gds) and the channel resistance (rch).
The extrinsic part, on the other hand, is bias independent and includes all the parasitic
elements from the nearest intrinsic device to the furthest, filling the gap between the
intrinsic part of the device and the reference planes defined by de-embedded pads. The
various inductances, capacitances, and resistances associated with the extrinsic par are
as follows:
• Extrinsic capacitances: Cgse, Cgde and Cdse are capacitors located around the
channel of the transistor. They are bias independent elements and proportional to
the transistor dimensions. The extrinsic gate-source (Cgse) and gate-drain (Cgde)
capacitances include overlap capacitances, located between the gate oxide and
the diffusion of the source and the drain regions under the gate, and fringing
capacitances from the gate sides to the source and drain terminals. Whereas, the
capacitance (Cdse) represents the coupling between metal lines between the source
and drain.
• Extrinsic resistances: Gate, source and drain resistors (Rg, Rs and Rd) are
lumped resistors used in the device model to represent the distributed nature of
the terminal resistances in multi-finger CMOS MOSFETs. The resistances Rs and
Rd are proportional to the inverse of the transistor width [84]. They represent
the metal losses and the contact resistances between the metal and the source and
drain diffusion region. The gate resistance includes the resistance of the polysilicon
gate fingers, which is proportional to the transistor width, and the resistance of
some metallic contacts and lines, which connect the gate fingers together and to
the reference plane.
• Extrinsic inductances: Gate, source and drain inductance (Lg, Ls and Ld).
These are lumped inductors used in the model to represent the inductance of the
terminals and they are usually in the order of a few pH in a sub-micron MOSFET.
• Substrate capacitances: Cjdb and Cjsb.
• Substrate resistances: Rdb, Rsb and Rbb.
Conventional models may not include the substrate parasitics, but due to the resistive
nature of the silicon substrate, the substrate network should be added. Substrate and
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extrinsic parasitics may not have any effect when operating at DC and low frequen-
cies. However, at millimetre-wave frequencies they influence the device performance
significantly.
4.2.1.3 Figures of Merit
There are several performance figures of merit for a transistor, each defines the perfor-
mance in a different way. The most popular figures of merit, as shown in Figure 4.7, are
1 Cut-off frequency (ft): Normally referred to as the transition frequency when
the small-signal current gain reaches unity. This figure of merit is the most common
performance metric, conventionally used as a speed benchmark for the active device
in a given technology node. ft can be defined as
ft =
iout
iin
=
1
2pi
gm
Cgs + Cgd + Cgb
(4.1)
where Cgs, Cgd, Cgb are the gate-source, the gate-drain and the gate-bulk capac-
itances. gm is the device transconductance. The cut-off frequency can be easily
obtained from a measured device by taking the magnitude of h21.
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Figure 4.7: h21, maximum stable gain (MSG), maximum unilateral gain (Mason
Gain or U) and the minimum noise figure (NFmin) of a sample common source CMOS
transistor. The ft and fmax of the device are defined by the unity values of h21 and U
curves respectively.
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2 Maximum oscillation frequency (fmax): Defined as the transition frequency
when the device changes from active to passive [87]. Therefore, it is a far more
important figure of merit for the high frequency capabilities of a technology, than
the cut-off frequency (ft), as it dictates the operating frequency limitation. fmax
can be calculated using
fmax =
ft
2
√
gds(Rg + Rs) + 2piftRgCgd
(4.2)
where Rg and Rs are the gate and the source resistances, Cgd is the gate drain
capacitance.
3 Mason’s Unilateral gain (U): Defined as the gain of the device when the de-
vice is unilateralised through some feedback mechanisms or using some circuit
techniques [88]. Masons unilateral gain can be calculated using
U =
∣∣S21
S12
− 1∣∣2
2
(
k
∣∣S21
S12
∣∣−<(S21S12 )) (4.3)
where k is the stability factor and can be calculated as:
k =
1 − |S11|2 − |S22|2 + 42
2 |S12 S21| (4.4)
4 = S11S22 − S12S21 (4.5)
The active device becomes passive when U = 1, this is the same frequency as
fmax. In cases where fmax is beyond the frequency capability of the measurement
equipment, it can be derived from the extrapolation of Masons unilateral gain
assuming a 20 dB/decade slope.
4 Noise figure (NF): This figure of merit determines the noise sources inside the
device as well as the source admittance that could achieve the minimum possible
noise performance. The noise figure (NF) of a device achieves its minimum (NFmin)
when the source admittance Ys = Yopt.
NF is calculated using
NF = NFmin +
Rn
Gs
|Ys − Yopt|2 (4.6)
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NFmin can be approximated as [89]:
NFmin = 1 + K
f
ft
√
gm (Rg + Rs) (4.7)
where K is a constant representing the fitting coefficient which depends on the
channel material.
It can be seen from Equations 4.1, 4.2 and 4.7 that ft, fmax and NFmin depend on the
parasitic capacitances and resistances of the device and can be improved by optimising
the layout of the transistor. This will be discussed in detail in Chapter 5.
4.2.2 Fundamentals of High-Frequency Noise
There are two main types of noise sources in electronics. The first type is called artificial
“external” noise source, this is normally a result of unintended coupling with other parts
of the physical world such as power lines and electromagnetic waves. In principle this
noise can be virtually eliminated by good shielding, isolation and careful layout design.
The second type of noise source is classified under fundamental “internal” noise. It is
an unpredictable microscopic event, associated with current conduction, inherent in a
device or circuit, for example the “snowy picture” in analog TV sets or the hissing noise
in audio systems. This type of noise can never be eliminated completely, but can be
reduced.
If we bias a common-source transistor at a constant Vg greater than the transistor
Vth with a fixed Vd, as shown in Figure 4.8, it is expected that the Id is invariant as
a function of time. However, if we monitor it with an oscilloscope, the actual current
fluctuates randomly around the expected value Id. These unwanted random fluctuations
are normally referred to as “noise”.
Noise is very unpredictable in the time domain due to its random nature. Therefore,
it must be treated statistically by calculating the mean value Id(t), the variance Id(t)2
and the root mean square (RMS) value
√
Id(t)2. In the frequency domain, noise is
represented by its power spectral density (PSD), which is defined as the concentration
of noise power at any given frequency, as illustrated in Figure 4.9. Notice at high
frequencies, the PSD of the noise signal is frequency independent and it is known as
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Figure 4.8: Drain current of a common-source transistor as a function of time at a
fixed bias voltage.
“white noise”. However, at lower frequency regions, the PSD of the noise signal is
inversely proportional to the frequency, and it is often referred to as “pink noise” or 1/f
noise.
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Figure 4.9: Power spectral density (PSD) of the drain current.
4.2.2.1 Noise in Semiconductor Devices
In a semiconductor device, several noise types are observed including thermal, shot,
generation-recombination and flicker noise. These are described as follows:
1. Thermal Noise (Johnson/Nyquist Noise): Thermal noise is one of the fun-
damental noise sources in any electronic circuit. It is caused by thermal excitation
of charge carriers in a semiconductor. A thermally-excited charge carrier under-
goes random changes in motion (Brownian motion), due to its collision with the
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lattice of the semiconductor. As a result, it produces fluctuations in the output
voltage/currents [90]. In 1927 Johnson discovered that the noise power spectral
density of a semiconductor is independent of its material and the operation fre-
quency, and determined only by the electrical resistance (R) and the temperature
(T ) under thermal equilibrium [90, 91]. The thermal power spectral density of the
current and voltage fluctuations Si,t, Sv,t, in A
2/Hz, V 2/Hz, can be represented
by [92]
Si,t =
4kB T Mf
R
(4.8)
Sv,t = 4kB T MfR (4.9)
where kB is Boltzmann’s constant, Mf is the effective noise frequency bandwidth
and T is the absolute temperature in Kelvin. Ideally, the thermal noise power
spectral density is constant throughout the whole frequency spectrum. This is
usually referred to as “white noise”. The thermal noise defines the fundamental
limits in electronic circuits. For example, the noise floor of any electronic circuit
operating at room temperature and 1Hz bandwidth is −174 dBm/Hz (dBm is the
decibel referenced to 1mW) due to the following:
Pt = kB T Mf (4.10)
PdBm = 10 log(kB T Mf × 1000) (4.11)
= 10 log(kB T × 1000) + 10 log(Mf) (4.12)
= −174 + 10 log(Mf) (4.13)
2. Shot Noise: Although the external DC current (IDC) appears to be continuous
and smooth in diodes, bipolar transistors and MOSFETs, it is in fact a result of
random, independent pulses of current caused by the individual flow of carriers
through a potential barrier. The fluctuation of the emission rate of the carriers
is referred to as shot noise. Physically, shot noise is composed of thermal and
generation-recombination components and dominates the noise characteristics of
the device only when operating in the subthreshold region due to the current
leakage (carrier transport). Shot noise is a white noise source and its power spectral
density (A2/Hz), is described as [92]
i2n = 2q IDC = Si,n Mf (4.14)
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where q is the electronic charge (1.66 × 10−19C), Mf is the frequency bandwidth
and IDC is the dc current flowing through the potential barrier.
3. Generation-Recombination Noise (G-R Noise): Generation-recombination
noise is caused by the fluctuation of the conductance because of the traps and
recombination centres in semiconductors. The random trapping and de-trapping
of carriers results in the fluctuation in the number of free carriers (N) per unit time,
causing the conductance of the device to fluctuate. The power spectral density of
G-R noise is given by [92]
SN (f) = 4N2. 4τ
1 + (2pifτ)2
(4.15)
where 4N2 is the variance of N , f is the frequency and τ is the lifetime of the
carriers.
4. Flicker Noise (1/f Noise): Flicker noise is dominant at lower frequencies and
is called 1/f noise because the spectrum varies as 1/fα, where α is close to 1.
Flicker noise originates from two effects; charge trapping at the Oxide (SiO2)
- Semiconductor (Si) interface and local fluctuations of carrier mobility. These
two sources are described by the McWhorter model [93] and the Hooge model
[94, 95]. Previous research has indicated both these models to be correlated at
higher frequencies [96, 97].
4.2.2.2 Noise in High-Frequency MOSFETs
At high frequencies the main source of noise in a MOSFET is the channel thermal noise
[92]. Shot noise is only dominant in the subthreshold region and flicker noise is negligible
due to its 1/f characteristic.
MOSFET thermal noise originates from the noise source in the channel, as shown in
Figure 4.10. The current fluctuation detected at the drain terminal of the MOSFET
represents the channel thermal noise and is known as the drain current noise (i2d). At
high frequencies, channel thermal noise manifests itself in the gate current spectrum
due to the capacitive coupling through the gate oxide. This noise current is known as
induced gate noise (i2g). The drain current noise and the induced gate noise are partially
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Figure 4.10: Thermal noise in MOSFETs: Gate noise current, drain noise currents
and their correlation.
correlated since they originate from the same source, and their correlation is imaginary
due to the capacitive nature.
Van der Ziel theory [92] expresses the drain noise current, induced gate noise current,
and their correlation as
i2d
.
= 4 kB T 4 f γ gd0 = idi∗d (4.16)
i2g
.
= 4 kB T 4 f δ gg = igi∗g (4.17)
igi∗d
.
= c
√
i2g i
2
d (4.18)
gg
.
= ζ
ω2C2gs
gd0
(4.19)
where γ, δ and ζ are bias dependent factors, and c is the cross correlation coefficient.
gd0 and gg are the drain output conductance under zero drain bias and the real part of
the gate source admittance respectively.
For long channel MOSFETs operating in the saturation region, δ, ζ and c are reportedly
4/3, j0.395 and 1/5 [98] respectively. While γ satisfies the inequality 2/3 ≤ γ ≤ 1. The
value γ=1 is valid when the drain bias is zero, and 2/3 when the device is in the cut-off
region [92]. A substantial increase in the values of γ and δ have been reported in short
channel devices [99–102].
Figure 4.11 illustrates the most important noise sources in a MOSFET. The thermal
noise generated by the distributed gate and substrate resistances, Rg and Rb, become
very dominant at high frequencies. The thermal noise voltage generated by the gate and
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source resistances is given by
v2Rg
.
= 4 kB T 4 f Rg (4.20)
v2Rb
.
= 4 kB T 4 f Rb (4.21)
The thermal noise generated by device terminal resistances, especially the gate and sub-
strate resistances, can be reduced significantly by optimising the device layout. Multi-
finger device layout with double-sided gate contacts reduces the gate resistance. Simi-
larly, guard rings surrounding the device reduce the substrate resistance. Finally, placing
an abundance of contacts and vias at the gate, drain and source terminals reduces con-
tact resistances, which in turn minimises their thermal noise contribution.
Source
ig
Drain
Gate
2
id
2
Rg
4kBT Rg
Rb
4kBT Rb
Bulk
Figure 4.11: High frequency thermal noise sources in MOSFET: Gate noise current,
drain noise currents, gate resistance and substrate resistance.
4.2.2.3 Noise Two-Port Theory
Noisy two-port network can be represented, using two-port theory, as a combination
of a noiseless network and its corresponding noise sources [103]. This is illustrated in
Figure 4.12. Depending on the type of noise source six representations can be derived,
but the following three representations are particularly useful to this study: admittance
for parallel connection, impedance for series connections and the chain for a cascade of
stages [104].
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Figure 4.12: Noisy linear two-port networks: (a) General form, (b) admittance form,
(c) impedance form and (d) chain matrix form.
1. Admittance (Y) Noise Representation
This representation is useful when two networks
−→
Y1 and
−→
Y2 are connected in parallel:
−→
CY =
−−→
CY1 +
−−→
CY2 =
Ci1i∗1 Ci1i∗2
Ci2i∗1 Ci2i∗2
 (4.22)
−→
CY = 2KT<
[−→
Y
]
(4.23)
<[ ] denotes the real part of a complex number and −→CY is the correlation matrix
of the admittance representation, in which Cimi∗n represents the self or cross-power
spectral densities of the input and output current noise sources as illustrated in
Figure 4.12(b).
2. Impedance (Z) Noise Representation
This representation applies when two networks
−→
Z1 and
−→
Z2 are connected in series:
−→
CZ =
−−→
CZ1 +
−−→
CZ2 =
Cv1v∗1 Cv1v∗2
Cv2v∗1 Cv2v∗2
 (4.24)
−→
CZ = 2KT<
[−→
Z
]
(4.25)
where
−→
CZ denotes the correlation matrix of the impedance representation, in which
Cvmv∗n represents the self or cross-power spectral densities of the input and output
voltage noise sources as illustrated in Figure 4.12(c).
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3. Chain (ABCD) Noise Representation
This representation is useful when two networks
−→
A1 and
−→
A2 are cascaded:
−→
CA =
−→
A1
−−→
CA2
−→
A†1 +
−−→
CA1 =
Cvnv∗n Cvni∗n
Cinv∗n Cini∗n
 (4.26)
−→
CA = 2KT
 Rn Fmin−12 − RnY ∗opt
Fmin−1
2 − RnYopt Rn
∣∣Yopt∣∣2
 (4.27)
where
−→
CA denotes the correlation matrix of the ABCD representation, in which
Cvni∗n represents the self or cross-power spectral densities of the input referred noise
sources as illustrated in Figure 4.12(d). This representation is very important for
this study as the correlation matrix can be directly obtained from the measured
device noise characteristics.
• Noise Representations Transformation
Table 4.1: Transformation matrices to calculate the noise matrices of the other rep-
resentations.
Original Representation
CY CZ CA
R
es
u
lt
R
ep
re
se
n
ta
ti
on Admittance C
′
Y
 1 0
0 1
  Y11 Y12
Y21 Y22
  −Y11 1
−Y21 0

Impedance C
′
Z
 Z11 Z12
Z21 Z22
  1 0
0 1
  1 −Z11
0 −Z21

ABCD C
′
A
 0 A12
1 A22
  1 −A11
0 −A21
  1 0
0 1

Each representation can be transformed into another by the matrix operation:
−→´
C =
−→
T
−→
C
−→
T † (4.28)
where
−→
C and
−→´
C are the noise correlation matrices of the original and resulting
representations respectively,
−→
T is the transformation matrix given in Table 4.1
and
−→
T † is the transpose conjugate of
−→
T .
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4.2.2.4 MOSFET Noise parameters
When a noisy network is connected to a noise source (i2s) as illustrated in Figure 4.13,
the noise figure of the network can be derived in terms of the Rn, Gu, Gs, Gc and Bc
representation as follows:
F =
Total equivalent input noise power
Noise power of source impedance
(4.29)
F =
i2s +
∣∣in + Ysvn∣∣2
i2s
(4.30)
=
i2s +
∣∣(ic + iu) + Ysvn∣∣2
i2s
(4.31)
=
i2s +
∣∣(Ycvn + iu) + Ysvn∣∣2
i2s
(4.32)
=
i2s +
∣∣iu + (Yc + Ys)vn∣∣2
i2s
(4.33)
= 1 +
i2u + |Yc + Ys|2 v2n
i2s
(4.34)
= 1 +
i2u + [(Gc + Gs)
2 + (Bc + Bs)
2] v2n
i2s
(4.35)
= 1 +
Gu + [(Gc + Gs)
2 + (Bc + Bs)
2]Rn
Gs
(4.36)
i2s = 4KT4f Gs (4.37)
i2u = 4KT4f Gu (4.38)
v2n = 4KT4f Rn (4.39)
where ic is the component of in that is correlated with vn, iu is the component of in
that is uncorrelated with vn, and Yc is the correlation admittance.
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Figure 4.13: Circuit diagram of general two-port networks for noise figure calculation.
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Since the derived expression of the noise figure is a function of the source admittance
(Ys), taking the derivative of Equation 4.36 with respect to Ys yields the condition to
achieve the minimum noise figure:
∂F
∂Gs
=
−Gu − [G2c − G2s + (Bc + Bs)2]Rn
G2s
(4.40)
∂F
∂Bs
=
2(Bc + Bs)Rn
Gs
(4.41)
The source admittance which results in Equation 4.40 and Equation 4.41 equating to
zero is determined by:
Gopt =
√
Gu
Rn
+ G2c (4.42)
Bopt = −Bc (4.43)
Introducing these two newly defined quantities removes Gu from Equation 4.36:
F = 1 +
(G2opt − G2opt)Rn
Gs
+
[(Gc +Gopt) + (Gs −Gopt)]2Rn
Gs
+
[(Bc +Bopt) + (Bs −Bopt)]2Rn
Gs
(4.44)
As Bc + Bopt = 0, rearranging Equation 4.44 yields another representation of the noise
figure Fmin, Rn, Gopt and Bopt as follows:
F = Fmin +
|Ys − Yopt|2Rn
Gs
(4.45)
Fmin = 1 + 2Rn(Gopt + Gc) (4.46)
4.3 MOSFET Small-Signal Modelling
In this section, methods for extracting the small-signal equivalent circuit models are
reviewed. Following this, the chosen extraction methodology is described. The proposed
method is implemented and verified on a multi-fingered RF n-MOSFET with a W/L of
80µm/0.18µm formed from 40 gate fingers, each 2µm wide.
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4.3.1 Equivalent Circuit Model Extraction - Review
The extraction of the MOSFET small-signal equivalent circuit parameters is very impor-
tant for circuit development and device performance optimisation. Several methods of
extracting small-signal model parameters, from measured S-parameter data, have been
reported [105–114]. The vast majority are based on the method presented by Dambrine
[105]. The author explained a general method of parameter extraction, which is based
on extracting the bias independent extrinsic components using analytical equations ob-
tained from the device measured S-parameters, and then subtracting these extrinsic
components from the measured S-parameters to obtain values for the intrinsic com-
ponents. The work presented in [106] and [107] are similar. Both methods omit the
extrinsic gate, drain and source inductances, as these models run up to 10 and 20 GHz
respectively. The effect of the parasitic inductances is very small up to 10 GHz [108],
therefore they can be omitted from the models. However, to achieve more accurate
models and better admittance fitting up to 110 GHz the terminal inductances have to
be included [114]. Similarly in [108], Rs and Rd were omitted for simplicity and ease
of extraction. This practice could lead to significant variation between the measured
and modelled S21 of the device. In [106] and [108] an extra transcapacitance (Cm) is
introduced between the gate and the source. The transcapacitance is introduced to ac-
count for the capacitance between the gate and the drain, which is split between two
non-reciprocal capacitances Cgd and Cdg, which are caused by the drain and gate biasing
respectively where Cm = Cdg - Cgd. According to [108] the transcapacitance takes care
of the charging currents effects between the gate and drain and should be included in
order to model Y21 and Y12 correctly. Additionally [108] and [106] provide a clear and
much simpler method to extract the substrate parameters in comparison to all the other
methods. The methods presented in [109–111] are complicated and involve a significant
amount of mathematical manipulation and complex curve fitting. The extraction of the
extrinsic resistances proposed in [107] was done by applying zero bias to the gate and
drain. This eliminated the contribution of the voltage dependant parameters and hence
reduced the equivalent circuit to Rg, Rd, Rs, Cgs, Cgd and Cds. Analytical equations
based on measured Y-parameters were then used to obtain values for the terminal re-
sistances. The method presented in [106] is very similar to that in [107] except that the
transistor was forward biased at the gate and zero biased at the drain. In such a case the
device operates in the linear region and Cgs is approximately equal to Cgd, which makes
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the effect of Rds very small therefore it can then be neglected. The intrinsic behaviour
of the transistor becomes fully symmetric with respect to the drain and the source ter-
minals. Therefore, the effects of the transconductances and the intrinsic capacitances
including the gate-bulk capacitance become very small and can be neglected [84]. This
reduced the equivalent circuit to that presented in [107], but with the exception of Cgd
which was neglected. The intrinsic extraction method in [107] was also adopted in [112].
4.3.2 Implemented Methodology for Parameters Extraction
In order to obtain the most suitable method for this work, an assessment process for
every reported extraction method and its associated model was performed. The method
presented in [106] was found to be the most suitable, since it is based on a model for a
similar 0.18µm RF Silicon MOSFET process. A few alterations were introduced, hence
these adopted from [108] and [113]. For example the extrinsic terminal resistances were
extracted prior to the intrinsic parameters, and the transcapacitance (Cm) was neglected
as it has been demonstrated to have little impact on the results of S-parameter simulation
[113].
4.3.2.1 Extrinsic Parameters Extraction
The extrinsic parameters are extracted as follows:
1. Bias the transistor at Vds = 0V and a Vgs = 1.5V and measure the S-parameters.
2. Perform the de-embedding to remove the test fixture (probe pads) effects if needed,
and extract the de-embedded S-parameters.
3. Convert the S-parameters to Z and Y-parameters.
4. Extract the terminal series resistances Rg, Rs and Rd using
Rs = <(Z12) = <(Z21) (4.47)
Rd = <(Z22) − Rs (4.48)
Rg = <(Z11) − Rs (4.49)
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5. Extract the terminal inductances (Lg, Ls and Ld) using
Ls =
=(Z12)
ω
(4.50)
Ld =
=(Z22)
ω
− Ls (4.51)
Lg =
=(Z11)
ω
− Ls (4.52)
where ω = 2pif and <( ) and =( ) are the real and imaginary parts of a complex
number.
4.3.2.2 Intrinsic Parameters Extraction
The intrinsic parameters are extracted as follows:
1. Bias the transistor at the desired gate and drain voltages and measure the S-
parameters.
2. Perform the de-embedding, if needed, and extract the de-embedded S-parameters.
3. Convert S-parameters to Z and Y-parameters.
4. Subtract the extrinsic elements from the measured network parameters mathe-
matically or by using any circuit simulator. This can be achieved by connecting
a negative resistance and inductance to the corresponding terminal as shown in
Figure 4.14.
5. The equivalent circuit model of the intrinsic device can be represented as follows
[108, 109]:
Yi =
 rchC2gsω2Dgs + C2gdω2Dgd + jω(CgsDgs + CgdDgd ) −(C2gdω2Dgd + jω CgdDgd)(
gm|e−jωτ |
1+jωCgsrch
− C
2
gdω
2
Dgd
− jω CgdDgd
)
gds + ω
2C2gd +
ω2C2jdRbd
Djd
+ jω(Cds + Cgd +
Cjd
Djd
)

(4.53)
where
Dgs = 1 + (ωCgsrch)
2 (4.54)
Dgd = 1 + (ωCgd)
2 (4.55)
Djd = 1 + (ωCjdRbd)
2 (4.56)
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Figure 4.14: ADS schematic setup for extracting the intrinsic model parameters.
6. Extract gm and gds from Y- parameters at ω = 0 using
gm = Re[Y21]ω=0 (4.57)
gds = Re[Y22]ω=0 (4.58)
7. Extract the intrinsic parameters using the following equations:
Cgd = − Im[Y12]
ω
(4.59)
Cgs =
Im[Y11] − ωCgd
ω
(
1 +
Re[Y11]
2
(Im[Y11] − ωCgd)2
)
(4.60)
rch =
Re[Y11]
(Im[Y11] − ωCgd)2 + Re[Y11]2 (4.61)
8. Calculate τ from
Y21 =
gm|e−jωτ |
1 + jωCgsrch
− C
2
gdω
2
Dgd
− jω Cgd
Dgd
(4.62)
as follows:
Re[Y21 − Y12] = α(cos Θ − β sin Θ) (4.63)
Im[Y21 − Y12] = −α(β cos Θ + sin Θ) (4.64)
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where
Θ = ωτ (4.65)
β = ωCgsrch (4.66)
α =
gm
1 + β2
(4.67)
By rearranging Equation 4.63 and Equation 4.64, τ is obtained as follows:
cos Θ =
Re[Y21 − Y12]
α
+ β sin Θ) (4.68)
sin Θ =
− (Im[Y21 − Y12]) + β(Re[Y21 − Y12])
α(1 + β)
(4.69)
τ =
arcsin(− (Im[Y21−Y12]) +β(Re[Y21−Y12])α(1 +β) )
ω
(4.70)
9. Extract the substrate parameters; this is a little more complex than the other pa-
rameters as it is not directly derived from the Y or Z-parameters. The admittance
representation of the substrate network can be expressed as
Ysub = Re[Y22] − gds − ω2C2gd (4.71)
ω2
Ysub
= ω2Rbd +
1
C2jdRbd
(4.72)
It is evident that Equation 4.72 is a straight line equation of the form f(x) = mx+b
where fx =
ω2
Ysub
, x= ω2, m = Rbd and b =
1
C2jdRbd
. Therefore, Rbd can be extracted
from the slope of the linear regression of ω
2
<(Ysub) versus ω
2. Once the value of Rbd
is obtained, the substrate capacitance can be extracted using
Cjd =
1√
ω2Rbd
Re[Y22]− gds−ω2C2gd
− ω2R2bd
(4.73)
Finally Cds can be extracted as follows:
Cds =
Im[Y22]
ω
− Cjd
Djd
− Cgd (4.74)
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4.3.3 Experimental Results and Discussion
An experiment was conducted on a multi-fingered n-MOSFET with a W/L of 80µm/0.18µm
formed from 40 gate fingers, each 2µm wide, biased at Ids =7.4mA (Vgs =0.8V and Vds
=1.3V). The device model parameters were extracted based on the aforementioned ex-
traction technique for which the results are shown in Figure 4.15 and Figure 4.16 for the
extrinsic and intrinsic parts respectively.
Figure 4.15(a) and (b) depict the extracted values of the extrinsic resistors and inductors
with the calculated mean value of each parameter. It is evident that the extracted
resistance values vary by no more than 11% beyond 2 GHz.
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Figure 4.15: Plot of extracted extrinsic parameters: (a) Gate, drain and source
resistance and (b) gate, drain and source inductances.
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Figure 4.16(a) depicts the extracted transconductance (gm) and the output conduc-
tance (gds) from the real part of Y21 and Y22 respectively at ω=0. It can be seen
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from Figure 4.16(b), the extracted capacitances are almost constant over the frequency
spectrum. Similarly the extracted resistances shown in Figure 4.15(a) remain almost
constant throughout the entire frequency spectrum. This demonstrates the validity of
the chosen parameter extraction method and implies that the pad de-embedding is done
correctly.
As stated previously Equation 4.72 is a straight line equation, m = Rbd and b =
1
C2jdRbd
.
Therefore, Rbd can be extracted from the slope of the linear regression of
ω2
<(Ysub) versus
ω2 as shown in from Figure 4.17(a). The extracted substrate capacitance is illustrated
in Figure 4.17(b).
The model parameters extracted using the discussed method provide accurate values up
to 40 GHz. In order to achieve higher accuracy and better fitting between the simulated
and measured responses across the whole frequency spectrum, further tuning or opti-
misation of all the model component values should be performed. Table 4.2 shows the
extracted parameter values and the optimised parameter values for the transistor used in
this study. It can be observed that the optimised and extracted values are similar. This
further demonstrates the validity of the proposed method to provide a reliable model
extraction up to 110 GHz.
The proposed method is also compared to a modified BSIM3v3 model. The BSIM3
model is an industry standard MOSFET model for deep sub-micrometre applications
[115]. Recent studies have shown that the BSIM3 model needs some improvements to be
suitable for CMOS circuit design at RF and microwave frequencies [116]. The BSIM3v3
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Table 4.2: Extracted and optimised small-signal model parameter values.
Model Parameter Extracted Value Optimised Value
gm, mS 34.43 34.43
gds, mS 1.0016 1.1
Cgd, fF 30.7 30.7
Cgs, fF 95.35 95
Cds, fF 52.58 53
Rg, Ω 3.84 5.1
Rd, Ω 3.39 3.4
Rs, Ω 4.42 4.2
Lg, pH 36.9 37
Ld, pH 37.4 37
Ls, pH 7.5 10.8
Rbd = Rbs, Ω 592 600
Cjbd = Cjbs, fF 114 115
τ , ps 1.37 1.37
rch, Ω 1.92 1.92
model, obtained from the foundry design kit, was adapted in this study and is used as
a core model as shown in Figure 4.18. Additional terminal resistance and inductance
at the gate, drain, source and substrate terminals were introduced. Capacitances and
Cjdb Rdb
Cjsb Rsb
Rbb
Cgde
Cgse
Ld
Rd
Ls
Rs
Lg Rg Cdse
Cgb
Rgb
Source (S)
Bulk (B)
Gate (G)
Drain (D)
Bulk (B)
BSIM3v3
Figure 4.18: High frequency equivalent circuit model based on BSIM3v3 core.
resistances are added to model the source and drain junction with the substrate. Capac-
itances also are added between the gate-source and gate-drain terminals to compensate
for any inaccuracy in the internal capacitance model.
Figure 4.19 shows the the Y-parameters of the measured and simulated model results,
biased at Vgs = 0.8V and Vds = 1.3, obtained using the proposed equivalent circuit
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Figure 4.19: Y-parameters of measurement (symbol), proposed model (solid line) and
BSIM3v3 model (dotted line) for the 80µm, 40 finger n-MOSFET biased at Vgs = 0.8V
and Vds = 1.3V.
model. It can been seen that the proposed model is as good as the BSIM3v3 model, and
most importantly the simulated model results agree with the measured device data up
to 60 GHz. The total error [117] between modelled and measured Y-parameters is only
0.1% up to 60 GHz. As the frequency increases, the fitting of the output admittance
Y22 becomes increasingly cumbersome due to the increase in substrate coupling effects
through the source and drain junction capacitance and substrate resistance [108]. This
causes the discrepancy in the output admittance Y22 response at very high frequencies.
Similarly Cgs significantly affects the input admittance Y11 at high frequency [108] and
Cgd heavily dominates the forward and reverse admittance Y12 and Y21.
4.4 MOSFET Noise Modelling
The aim of this section is to determine the MOSFET noise parameters, which when
used in conjunction with the small-signal device model developed earlier in this work,
creates a complete MOSFET model that enables the design of low noise circuits, such
as low noise amplifiers.
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Based on the two-port noise theory, presented in Section 4.2.2.3, a method for extracting
MOSFET’s noise parameters such as channel thermal noise, induced gate noise and their
cross-correlation from the measured S-parameters and RF noise parameters, is discussed.
The method is then tested and verified on a multi-fingered RF n-MOSFET with a W/L
of 80µm/0.18µm formed from 40 gate fingers, each 2µm wide.
4.4.1 Noise Parameters Extraction Method
The noise model of a CMOS transistor is shown in Figure 4.20. It is simply the small-
signal equivalent model of transistor with intrinsic device noise sources introduced at the
gate and drain nodes. The mean-square noise currents due to the drain and gate noise are
modelled with noise generators ind and ing respectively. The MOSFET noise parameters
NFmin,Rn and Yopt can be obtained from the measured noise parameters using the noise
correlation matrix representation of a two-port device. The noise correlation matrix of
a two-port device is given by
−→
CA =
Cvnv∗n Cvni∗n
Cinv∗n Cini∗n
 (4.75)
= 2KT
 Rn Fmin−12 − RnY ∗opt
Fmin−1
2 − RnYopt Rn
∣∣Yopt∣∣2
 (4.76)
Rg
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Figure 4.20: High frequency noise small-signal equivalent model of a MOSFET.
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From Equation 4.75 and Equation 4.76, the device noise parameters can be written in
terms of the measured noise parameters as follows:
Fmin = 1 +
vni∗n + v2nY ∗opt
2KT4f (4.77)
Rn =
v2n
4KT4f (4.78)
Yopt =
√√√√ i2n
v2n
−
(
=
[
vni∗n
v2n
])2
+ j=
[
vni∗n
v2n
]
(4.79)
Direct transformation using Table 4.1 enables the representation of these parameters in
terms of channel thermal noise (i2d) and induced gate noise (i
2
g) as follows:
v2n = |A12|2 i2d (4.80)
vni∗n = A12 idi∗g + A12A
∗
22 i
2
d (4.81)
i2n = i
2
g + A22 idi
∗
g + A
∗
22 igi
∗
d + |A22|2 i2d (4.82)
Substituting these expressions into Equation 4.77, Equation 4.78 and Equation 4.79
yields
Fmin = 1 +
|A12|2 i2d
2KT4f
[√√√√ i2g − |igi∗d|2/i2d
|A12|2 i2d
+ <
(
A22
A12
+
igi∗d
A12 i2d
)2
+ <
(
A22
A12
+
igi∗d
A12 i2d
)]
(4.83)
Rn = |A12|2 i
2
d
4KT4f (4.84)
Yopt =
√√√√ i2g − |igi∗d|2/i2d
|A12|2 i2d
+ <
(
A22
A12
+
igi∗d
A12 i2d
)2
− j=
(
A22
A12
+
igi∗d
A12 i2d
)2
(4.85)
The network parameters can be approximated as
A12 ≈ − 1
gm
(4.86)
A22 ≈ −jωCgs
gm
(4.87)
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Combining these equations with the drain and gate current noise power spectrum gives
Fmin ≈ 1 + ω
ωT
√
γ δ ζ (1 − |c|2) (4.88)
Rn ≈ γ gd0
g2m
(4.89)
Gopt ≈ gmωCgs
gd0
√
δ ζ (1 − |c|2)
γ
(4.90)
Gopt ≈ −ωCgs
(
1 − c gm
gd0
√
δ ζ
γ
)
(4.91)
Inversely, i2g, igi
∗
d, i
2
d can be expressed in terms of Fmin, Rn, Gopt, Bopt as
i2g = 4KT4f Rn
(|Yopt|2 + |Y11|2 − 2<[Y11Y ∗c ]) (4.92)
igi∗d = 4KT4f Rn(Yopt − Yc)Y ∗21 (4.93)
i2d = 4KT4f Rn|Y21|2 (4.94)
Yc =
Fmin − 1
2Rn
− Yopt (4.95)
4.4.2 Experimental Results and Discussion
An experiment based on a multi-fingered n-MOSFET with a W/L of 80µm/0.18µm
formed from 40 gate fingers, each 2µm wide, biased at Ids =7.4mA (Vgs =0.8V and
Vds =1.3V) was undertaken. The intrinsic device noise sources were extracted from the
measured noise parameters and the elements of the high frequency small-signal model,
using the procedure described in the previous section.
Figure 4.21 shows the extracted drain noise (i2d), induced gate noise (i
2
g), and their
correlation (igi∗d) versus frequency characteristics. It can be seen that i
2
d is independent
of frequency, whereas i2g increases in proportion to f
2. The noise correlation igi∗d increases
in proportion to frequency, which agrees with the theoretical study. The gate shot noise
is estimated using Equation 4.14. For Ig = 0.3 µA, the shot noise is estimated to be
about 9.96 x 10−26 A2/Hz at the frequency and bias condition of interest. This shows
that the gate shot noise is insignificant at high frequencies.
The correlation between channel thermal noise and induced gate noise as a function
of frequency is shown in Figure 4.21(b). The imaginary part of the correlation term is
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Figure 4.21: (a) Drain thermal noise (i2d), gate current noise (i
2
g) and (b) their corre-
lation (igi∗d)(b) plotted versus frequency, for a 40 finger NMOS with a W/L of 80/0.18
biased at Ids =7.4mA (Vgs =0.8V and Vds =1.3V).
proportional to the frequency, whereas the real part of the correlation term is almost zero
up to about 10 GHz. This is mainly due to the capacitive coupling of the gate-induced
noise through Cgs.
The dependence of the channel thermal noise and induced gate noise on the drain current,
at a fixed drain voltage and varying gate voltage, is shown in Figure 4.22. The channel
thermal noise shows a strong bias dependence and increases as Vgs increases. The
induced gate noise shows a weaker bias dependence and increases slightly with increase
in Vgs. This is due to the increase in the effective channel resistance due to velocity
saturation at high gate bias conditions. The bias dependence of noise correlation between
the channel thermal noise and induced gate noise is plotted in Figure 4.22(b). The
imaginary part of the correlation term increases with increasing gate bias, whereas the
real term exhibits a weak dependence on the gate bias.
The drain and gate noise factors, γ and δ, are evaluated from i2d and i
2
g, respectively.
Figure 4.23 shows the bias dependence of γ and δ. It is observed that both factors
increase with increasing Vgs. There is a moderate enhancement of γ compared to the
theoretical long channel value of 2/3. This enhancement in short-channel MOSFETs is
attributed to channel length modulation and carrier heating. The maximum value of γ
in the saturation region is around 2, which is in agreement with the values reported for
0.18µm CMOS technology [118–120]. It is observed that δ is close to the long-channel
value of 4/3 for small gate bias and becomes as large as 8 at higher Vgs.
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Figure 4.22: (a) Drain thermal noise (i2d), gate current noise (i
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Figure 4.23: Drain and gate noise factors, γ and δ, bias dependency illustrated for a
40 finger NMOS with a W/L of 80/0.18 biased at Vds =1.3V and varying Vgs
The increase in δ at high gate bias is due to the increase in effective channel resistance
because of velocity saturation. However, it is observed that the contribution of the
induced gate noise to the total device noise is relatively small for these highly scaled
MOSFETs.
The extracted noise currents are fed into the equivalent circuit model to obtain the
simulated high frequency noise parameters, NFmin, Rn, and Γopt. Figure 4.24(a) shows
the measured and simulated NFmin and Rn as a function of frequency. It can be seen
that the 0.18µm NMOS transistor exhibits a NFmin of 1.5 dB at 25 GHz, which is very
useful for K-band applications. Figure 4.24(b) depicts the optimum source reflection
coefficient versus frequency.
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Figure 4.24: Measured and modelled noise parameters versus frequency: (a) Minimum
noise figure (NFmin) and noise resistance (Rn) and (b) noise reflection coefficient Γopt.
Figure 4.25 compares the results of the combined model against the experimental mea-
surements at different bias currents. The comparison is performed at two different
frequencies of 25 GHz (microwave) and 40 GHz (millimetre-wave). These frequencies
were chosen for validation purposes as the designed low noise amplifiers of this work op-
erate at these frequencies. In general, there is a good agreement between the measured
and modelled parameters of the device. The maximum deviation at both frequencies
for all the noise parameters is less that 1%. This confirms the validity of the combined
small-signal and noise circuit model.
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Figure 4.25: Measured and modelled noise parameters versus drain current at 25 GHz
and 40 GHz: (a) Minimum noise figure (NFmin) and noise resistance (Rn) at 25 GHz,
(b) noise reflection coefficient (Γopt) at 25 GHz, (c) minimum noise figure (NFmin) and
noise resistance (Rn) at 40 GHz and (d) noise reflection coefficient (Γopt) at 40 GHz.
4.5 Summary
Designing reliable and robust CMOS low noise circuits hinges on the provision of accurate
device models. In order to develop such models, a good understanding of the basics of
CMOS MOSFETs and noise fundamentals are vital and therefore were introduced at
the beginning of this chapter. Following on from this, the small-signal models reported
in literature were reviewed and assessed to arrive at the most suited methodology for
this work. A description of the method applied to extract the device noise parameters
and thermal currents from the measured data followed. Each model was tested and
verified on a multi-fingered n-MOSFET. The results show a good agreement between
the measured and modelled responses with an error of under 1%. This gives confidence
in adopting these modelling methodologies in the design of low noise circuits, an example
of which will be illustrated in Chapter 6.
Chapter 5
Millimetre-wave Transistor
Optimisation
5.1 Introduction
Traditionally, transistor design is in the domain of the process engineers. It is common
practice for circuit designers to employ transistor design, without any alterations, in their
circuits. This is applicable for circuits designed to operate at low frequencies. However
at millimetre-wave frequencies device layout parasitic effects become very dominant and
can significantly influence the performance of the device. Therefore millimetre-wave
circuit designers are advised to alter the device layout with the aim to improve the
device performance metrics to serve a specific application [121]. In this chapter CMOS
transistor optimisation reported in literature are introduced, following this a design
methodology for noise and power performance improvement is discussed. Finally a few
examples of device optimisation including a novel “stacked” device are presented and
compared.
5.2 Millimetre-wave Device Optimisation - An Overview
The device layout, geometry and wiring play a vital role in increasing or decreasing the
device capacitive and resistive parasitics, leading to an enhanced or degraded perfor-
mance. Methods to enhance the device performance have been discussed extensively in
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literature. The impact of finger length on the device high frequency characteristics, as
the device scales down, was presented by Morifuji and Woerlee [122, 123]. A TCAD
simulation based MOSFET layout optimisation method was proposed by Tatsumi and
Nakamura [124, 125]. Cao and Razavi [126, 127] highlighted the effects of the device
parasitic capacitances and optimised the core transistor structure to reduce the effects.
Chan and Jhon [128, 129] focused on the impact of wiring effect to reduce the device ca-
pacitive and resistive parasitics, leading to an improved fmax and ft. Several gate layout
structures using different gate connection, including waﬄe, meander and comb struc-
tures, mainly aimed at reducing the gate resistance and thereby improving fmax, were
suggested by Wu and Kim [130, 131]. Similarly, Nicolson and Voinigescu [132] inves-
tigated and optimised the MOSFET gate layout structure and demonstrated a 77 GHz
and a 99 GHz LNA using the optimised device. Another optimised layout design, re-
ferred to as a round table structure, was proposed by Heydari [133] to realise a power
amplifier operating at 60 GHz.
Despite the impressive performance improvements, the vast majority of the aforemen-
tioned work have only focussed on the optimisation of fmax and ft. The reports that
discussed the device noise performance mainly referred to it as a by-product of the opti-
misation procedure and not as an aim. Designing low noise circuits, especially low noise
amplifiers, requires equal attention to both noise and power optimisation. Therefore, in
this study the focus was on reporting the layout and sizing effects on the device noise in
addition to the power performance. A new modular layout approach is proposed with
the aim to improve the RF performance of CMOS MOSFET and enable device operation
beyond the cut-off region.
5.3 Device Optimisation Methodology
To ascertain the effect of sizing and layout on device performance a device parameter
sensitivity analysis was performed, as shown in Figure 5.1. Normalised sensitivity calcu-
lation was used, where one component at a time was varied and the outcome presented
as a percentage change in response versus a 1% change in the component value.
For this work the study was conducted on a 40 finger NMOS transistor with a W/L
of 80/0.18, biased at Ids = 7.4mA (Vgs=0.8V and Vds =1.3V). A physical small-signal
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Figure 5.1: The device sensitivity analysis setup implemented in Agilent ADS.
model was extracted, as shown in Section 4.3.2, and a normalised parameter sensitivity
analysis was performed. This used Agilent ADS to determine the effect of each parasitic
on different device performance metrics.
Figure 5.2 and Figure 5.3 illustrate the results obtained from the performed sensitivity
analysis. It can be seen from Figure 5.2 that the gate capacitances (Cgd and Cgs) have
the most significant contributions in degrading the device power metrics. They show the
largest effects on the cut-off frequency (ft), the maximum oscillation frequency (fmax)
and the power gain of the device. The second largest contributor is the gate resistance,
followed by the drain resistance. These results agree with the reported literature and can
be predicted from the device figure of merits mathematical estimation. The drain induc-
tance and the substrate network also have a moderate influence on the aforementioned
figures of merit and therefore cannot be neglected. These results suggest that reduction
in Rg, Rd, Cgd and Cgs as well as the drain inductance (Ld) and the substrate network
(Rsub and Csub) could substantially improve the power performance of the device and
increase the cut-off frequencies, and thus the operating region of the device.
It is evident from Figure 5.3 that the gate capacitances have the largest bearing on the
device noise degradation. The gate source capacitance degrades the noise parameters,
whereas the gate drain capacitance has the opposite effect. The terminal resistances
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Figure 5.2: Power sensitivity analysis of the device to various parasitic components
of the device model.
have a considerable influence on the device noise degradation. Variation in the gate re-
sistance has a significant effect on the device noise parameters. The next most significant
component is the source resistance. The drain and substrate resistances demonstrate
much lower impact on the device noise parameters when compared to gate and source
resistances. These findings agree with the mathematical prediction of the device noise
figure of merit. However the mathematical estimation doesn’t quantify the magnitude of
the effect each of the components has on the noise parameters. Furthermore the source
inductance, which demonstrates a significant sensitivity to the noise parameters, does
not feature in the mathematical equation of the device noise parameters.
All the terminal resistances and gate capacitances are controllable and therefore, for
low noise application, the device can be tailored, by reasonable device layout, to reduce
Figure 5.3: Noise sensitivity analysis of the device to various parasitic components of
the device model.
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Cgs, Rg, Rs and Rd and increase Cgd and Ls. These modifications would improve the
device noise performance significantly. From the analysis above, it can be concluded
that Cgd, Rg and Rd provide the largest impact on the device fmax. On the other
hand, Cgs, Cgd and Rg have the largest effect on the device minimum and overall noise
figure. Thus, in order to improve the device power and noise performance, the device
layout should be altered in a such a way to give first priority to minimising these device
components. Special attention should be paid to Cgd as it demonstrates opposite effects
on the power and noise parameters; Cgd should be optimised to satisfy a good trade off
between power and noise performance. A detailed analysis of parasitic capacitances and
resistances, together with methods to minimise their effects, are described in the next
section.
5.3.1 Parasitic Resistance Optimisation Methods
As detailed earlier, among all the parasitic resistances, the gate resistance demonstrates
the largest impact on the device noise and power performance in the microwave and
millimetre-wave frequency range. At these frequencies, a large gate resistance tends
to increase the thermal noise and decrease the maximum available gain. The gate
resistance depends on the gate material and the physical structure of the device. In a
deep sub-micron salicided CMOS process, metal vapour is deposited on top of the gate
polysilicon, this is known as salicide and reduces the gate sheet resistance to less than
10 Ω/. At high frequencies each individual gate finger can be viewed as a distributed
R-C transmission line, where the gate resistance can be approximated by [134, 135]
Rg =
RW
3n2 L
(5.1)
where R is the gate polysilicon sheet resistance, W is the gate finger width, L is
the channel length and n is a constant that depends on the gate number of contacts
(n=1 if gate is connected from one side and n=2 if both sides of gate are connected).
Equation 5.1 suggests that as the sheet resistance is fixed and the channel length is
governed by the technology, using multiple shorter gate fingers is one way to reduce the
gate resistance. Similarly, connecting the gate fingers from both sides further decreases
the gate resistance.
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The source and drain resistances according to [84] can be presented as
Rd = Rd0 +
rdw
Nf W
(5.2)
Rs = Rs0 +
rsw
Nf W
(5.3)
where rsw and rdw are the drain and source resistances per unit width, while Rd0 and
Rs0 represent the part of the series resistances that are independent of width. It is
evident from Equation 5.2 and Equation 5.3 that increasing the number of fingers and
connection vias reduce the value of Rd and Rs.
The impact of substrate resistance on the device performance is significant and cannot
be neglected at microwave and millimetre-wave frequencies. In RF CMOS IC design, the
non-epitaxial (non-EPI) process is preferred to the EPI process because of the higher sub-
strate resistance. In a non-EPI CMOS process, a high substrate resistance (6 Ω− cm to
10 Ω− cm) helps to reduce the parasitic capacitance to the substrate and the unwanted
signal coupling between the devices. Substrate resistive and capacitive coupling strongly
depend on the device geometry or the distance separating the source and drain junctions
from the bulk connection. It is always preferable to have the shortest path between the
intrinsic device and the substrate connection with minimum substrate resistance. Thus
a device is usually wrapped with a ring of substrate contact, often referred to as guard
ring, with as many substrate contacts as possible.
5.3.2 Parasitic Capacitance Optimisation Methods
As demonstrated earlier, Cgd and Cgs have the highest impact on the power and noise
parameters of the device. In order to interface the RF device with other components
in the circuit such as spiral inductors, transmission lines and capacitors, the RF device
requires multi-layer interconnects, to reach the top metal layer where these components
are implemented. The sidewall overlap of the previously mentioned interconnects results
in increased gate parasitic capacitances. Thus gate parasitic capacitances depend heavily
on the device physical layout and can be controlled by changing the drain, source and
gate interconnects during transistor design.
Figure 5.4 illustrates two fabricated devices and their cross section in three different
orientations. Device 1 is a standard RF layout used in most RF transistors, whereas
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device 2 is an optimised layout aimed at reducing the gate parasitic capacitances. Both
devices feature a a multi finger, meandered type gate poly to reduce the gate resistance.
It can be seen from the cross section of device 1 (across A-A’) that the drain node is
surrounded by the gate interconnect layer. This leads to a large unwanted gate drain
capacitance. This issue has been circumvented in device 2 for which the gate interconnect
ends at metal 2, which results in a much lower capacitive coupling between the gate
and drain interconnects. This can be understood by comparing the cross section of
devices along A-A’ in Figure 5.4. The optimised layout, with reduced gate interconnect
layers, also enabled a reduction of the gate source capacitance, leading to smaller direct
coupling paths between the gate and source. This can be understood by comparing the
cross section of devices along B-B’ in Figure 5.4. A detailed discussion of the layout
effects on the device fmax, ft and NFmin, together with the measurement results and the
extracted capacitances and resistances from the small-signal model, are provided later
in this chapter.
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Figure 5.4: Conventional layout (device 1) and optimised layout (device 2). The
step by step cross section of A-A’ and B-B’ demonstrate the reduction of parasitic
capacitances (Cgd and Cgs) in the optimised device layout.
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5.3.3 Device Sizing Optimisation
In a multi-finger CMOS transistor, varying the device gate width and the number of fin-
gers results in an increase or a decrease in the gate parasitic resistances and capacitances.
This directly affects the maximum stable gain, fmax, ft and NFmin. To determine these
effects, several NMOS transistors with gate finger widths (8, 6, 4 and 2µm) and numbers
(80, 40, 20, 10 and 5 fingers) were fabricated and measured.
5.3.3.1 Gate Width Optimisation
This section discusses the effects of device gate finger width on device noise and power
performance. Figure 5.5 depicts the measured device figures of merit fmax, ft and NFmin
versus gate finger width. It is evident from Figure 5.5(a) that increasing the transistor
finger width results in decreasing fmax. This is expected as the device gate and drain
resistances decrease resulting in a higher device fmax. It is further noted that increasing
the finger width causes a gradual decrease in fmax with the highest gradient occurring
for values below 4µm.
The transistor ft is mainly affected by the variation in the gate capacitive parasitics.
The gate resistances have negligible influence on ft, whereas the gate capacitances have
a significant influence. In fact ft is completely dependent on the gate capacitances.
Therefore, it is expected that increasing the finger width, which results in higher gate
capacitances, leads to a decreased ft. However, as shown in Figure 5.5(b), devices
with different gate finger width exhibit very little variation in ft. This is due to the
fact that the gate parasitic capacitance is mostly dominated by the device multi layer
interconnects and as all the devices in this study have identical layouts, the interconnect
capacitances dominate the internal capacitances and mask their contribution.
The effects of gate finger width on the device minimum noise figure is illustrated in
Figure 5.5(c) and (d). It can be observed that the device NFmin increases with the
increase of the finger width, regardless of the frequency of operation. This is attributed
to the increase in the parasitic resistance, which leads to increased thermal noise and
therefore a degraded minimum noise figure. The lowest NFmin is achieved by using the
lowest finger width. In view of this, the optimum gate finger width is chosen as 2µm,
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Figure 5.5: Transistor figures of merit versus gate finger width at multiple bias points:
(a) fmax, (b) ft, (c) NFmin at 25 GHz and (d) NFmin at 40 GHz.
as it provides the device with a high fmax and a low NFmin, which is ideal for low noise
circuits and application.
5.3.3.2 Number of Fingers Optimisation
Once the optimum finger width is chosen, the number of fingers should be increased in
order to increase the effective device size. Similar to the experiment conducted for the
gate finger width, the device fmax, ft and NFmin are compared versus the number of
gate fingers for devices with a fixed gate width of 2µm and over multiple bias points.
These results are given in Figure 5.6. It is evident from Figure 5.6(a) that increasing the
number of gate fingers decreases fmax and increases NFmin, as shown in Figure 5.6(c)
and (d). This is due to the increase in the physical layout of the device, which leads
to an increase in the gate, drain and source networks and therefore increase the gate
and drain resistive losses leading to a degradation in the device figures of merit. The
device ft decreases as the number of fingers (size) increases, this is due to the increase in
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the parasitic gate capacitances. This increase is caused by the increase in the effective
coupling area between the device interconnects.
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Figure 5.6: Transistor figures of merit versus number of gate fingers at multiple bias
points: (a) fmax, (b) ft, (c) NFmin at 25 GHz and (d) NFmin at 40 GHz.
5.4 Stacked Device Structure
Based on the optimisation analysis performed above, the device performance can be
optimised by employing a multi finger device layout with modified gate, drain and source
contacts, increased number of vias, and a wide guard ring with multiple rows of substrate
contacts to reduce the substrate effects. These modifications would potentially minimise
the parasitic resistances and boost the power and noise performance of the device. Based
on the earlier findings, a new device structure can be proposed. The idea behind the
optimised device is to reduce the parasitics that have the highest impact on fmax and
NFmin. This is achieved by using a modular method in the device design. The proposed
device consists of multiples of 10µm wide devices, formed of 5×2µm wide circular type
poly gate fingers, with double contacts to reduce the poly gate resistance. The drain,
source and circular gate metal are formed on the M2 and M3 metal layers. The core
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device dimension were chosen based on the results discussed earlier in this chapter. The
core devices are then connected, in a meandered fashion, to form the final device. The
number of core devices needed depends on the desired overall device size. For example, if
the designer requires a W=80µm device, then the stacked structure will be formed of 8
core transistors connected in a meander fashion as shown in Figure 5.7. The core devices
are connected using a global double-contact multi-path connections formed on M4, M5
and M6, between the gates, sources and drains of the core units. This configuration
will enable connection with other RF devices such as active devices, spiral inductors,
transmission lines or capacitors.
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Figure 5.7: Layout of the proposed device structure; final device size is 80µm. The
core devices are formed of 5×2µm devices.
5.5 Experimental Results and Discussions
In order to assess the proposed optimised device a comparative study was conducted.
In this study, three NMOS transistors fabricated with a gate length of 0.18µm and a
total width of 80µm, on a low resistivity silicon substrate using 0.18µm digital logic
CMOS process with one poly and six metal layers (1P6M). Figure 5.8 illustrates the
devices included in this study, device 1 and device 2 have been discussed earlier in this
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chapter. Device 1 is a common layout widely used in RF transistor design, a meandered
poly-gate is employed to reduce the gate resistance. Device 2 is an optimised layout
that is aimed to improve the parasitic resistances and capacitances. The gate resistance
is reduced by using a double contact poly-gate, connected to a circular gate metal using
multiple vias to reduce the gate resistance even further. Finally device 3 is the proposed
stacked device, described in the previous section, aimed at improving the device noise
and power performance.
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Figure 5.8: Layout of the proposed device structure; final device size is 80µm. The
core devices are formed of 5×2µm devices.
All devices were biased at Vgs=0.8V and Vds=1.3V, and measured up to 110 GHz. The
probe pads were de-embedded from each device and the small-signal model parameters
were extracted (averaged between 10 GHz and 65 GHz) for each device. The extracted
values of Cgs, Cgd, Rg and Rd are listed in Table 5.1. It can be seen from the table that
the total gate capacitance of device 3 is reduced by approximately 5 when compared to
the other two devices. This is due to the reduced sidewall capacitive coupling from the
top metal interconnects. The gate resistance is halved, from 5.1 Ω down to 2.3 Ω. The
drain resistance has been reduced by 23% when compared to device 1. The drain current
of device 3 is approximately 6% higher than the other two devices owing to the reduced
drain resistance. Furthermore the extracted results illustrated in Figure 5.9 depict the
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extracted maximum stable gain, which represents fmax, and the magnitude of h21, which
represents ft, of devices 1, 2 and 3. The measurements suggest a significant performance
improvement in the optimised device (device 3) compared to the other devices (devices
1 and 2). Device 3 features an fmax of approximately 50% increase when compared to
the conventional device (device 1) and a 34% increase when compared to device 2. ft
remains almost constant in all devices. Device 3 demonstrates a 35% improvement in
NFmin, in comparison to devices 1 and 2 as shown in Figure 5.10.
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Figure 5.9: fmax, represented by the maximum stable gain, and ft, represented by
the magnitude of h21, of the devices included in this study (device 1, 2 and 3).
Table 5.1: The comparative study results of 3 NMOS devices with different lay-
out methodologies, including the extracted parasitic capacitances, gate and drain re-
sistances, DC current, transcunductance and RF figures of merit (at Vgs=0.8V and
Vds=1.3V).
Device 1 Device 2 Device3
Cgs, (fF) 95.3 102.3 84
Cgd, (fF) 30.7 32 30
C total, (fF) 126 124.4 114
Ids, (mA) 7.4 7.4 7.8
gm, (mS) 34.4 32 34.2
Rg, (Ω) 5.1 3.7 2.3
Rd, (Ω) 3.4 3.1 2.6
ft, (GHz) 50 54 60
fmax, (GHz) 66 79 118
NFmin@ 25 GHz,(dB) 2.0 1.8 1.3
NFmin@ 40 GHz,(dB) 3.1 2.8 2.2
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Figure 5.10: NFmin and Rn of the devices included in this study (device 1, 2 and 3).
This experiment demonstrates that device optimisation could potentially double the de-
vice power performance and reduce the minimum noise figure significantly. This enables
the design of low noise amplifiers in the millimetre-wave frequency regime. This will be
further demonstrated in the next chapter.
5.6 Summary
Transistors operating in the millimetre-wave regime are assessed based on various figures
of merit such as ft, fmax and NFmin. Most of these device parameters, especially fmax
and NFmin, are strongly dependent on the device layout and the physical structure.
The performance of the transistor can be optimised by a study of the sensitivity of the
layout parasitics that can degrade those figures of merit and the layout is improved
based on these findings. Taking into account all the vias and metal layers in the device
under test, the optimised stacked layout specifically focuses on optimising the effects
of the terminal parasitic capacitances and resistances. By changing the device size and
the source, drain and gate interconnects, the capacitive and resistive parasitics can be
optimised effectively, leading to optimum device that provides an improved low noise and
high power capabilities, satisfying the trade off between noise and power performance.
The stacked device designed as a result of this study is an engineered structure that
shows an improved performance with an extrapolated fmax of 120 GHz and a minimum
noise figure of 1.3 dB in the millimetre-wave regime.
Chapter 6
Low Noise Amplifier
6.1 LNA Fundamentals
A low noise amplifier is usually the first gain stage in any wireless receiver. The incoming
wireless signal from the antenna, which is typically very weak, is fed to the input of a
LNA. In order for the following mixer to process the incoming signal the LNA needs to
amplify it. Thus, the LNA needs to have a certain power gain. The noise generated
by the LNA is directly added to the signal in the amplifying process and reduces the
signal-to-noise ratio (SNR). In contrast, the noise contribution from the following stages
of the receiver is attenuated by the LNA gain. To satisfy the system noise requirement,
the noise contribution from the LNA should not be large. The different metrics and
topologies of the LNA are discussed in the following sections with the aim to reduce the
LNA noise.
A LNA, as the name suggests, is an amplifier where particular emphasis has been put
on its noise characteristics. In a system composed of a series of cascade stages, as shown
in Figure 6.1, the total noise factor can be calculated using Friis’s formula:
Ftot = F1 +
F2 − 1
G1
+
F3 − 1
G1G2
+
F4 − 1
G1G2G3
+ · · · (6.1)
It can been seen that the system’s first stage (LNA) noise factor (F1) and gain (G1)
dominate the overall noise factor (Ftot). Therefore, the low noise amplifier should be
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Figure 6.1: Typical architecture of a radio receiver.
designed to provide sufficiently high signal gain, to overcome the noise of the succeeding
stages while maintaining a low noise figure.
The gain of a device is its ability to amplify the power or the amplitude of the input
signal. It is defined as the ratio of the output to the input signal and is often referred
to in terms of decibels
AV = 20 log
(
Vout
Vin
)
(6.2)
Figure 6.2 shows a single-stage RF amplifier block diagram. Such an amplifier is nor-
mally characterised using S-parameters and terminated by an arbitrary source and load
impedance ZS and ZL.
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Figure 6.2: The block diagram of a typical RF amplifier including matching networks.
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The input and output reflection coefficients, ΓIN and ΓOUT , can be calculated as follows:
Γin = S11 +
S12S21ΓL
1− S22ΓL (6.3)
Γout = S22 +
S12S21ΓS
1− S11ΓS (6.4)
ΓS =
ZS − Z0
ZS + Z0
(6.5)
ΓL =
ZL − Z0
ZL + Z0
(6.6)
(6.7)
where ΓS and ΓL are the source and load reflection coefficients.
Power gain is generally defined as the ratio of the power delivered to the load and
the power delivered by the source. However, as simple as it seems, this definition is not
entirely relevant and is difficult to quantify as the source impedance is difficult to specify.
For this reason a number of specific, and therefore more useful, definitions have evolved.
Most notable are perhaps the transducer gain (GT ) which is the ratio of average power
delivered to the load and the maximum available average power from the source:
GT =
1− |Γs|2
|1− ΓINΓS |2 |S21|
2 1− |ΓL|2
|1− S22ΓL|2 (6.8)
Power gain (GP ) is defined as the ratio of power delivered at the load and the power
available from the source:
GP =
1
1− |ΓIN |2 |S21|
2 1− |ΓL|2
|1− S22ΓL|2 (6.9)
Available power gain (GA) is defined as the ratio of maximum available average power
at the load and the maximum available average power from the source:
GA =
1− |Γs|2
|1− S11ΓS |2 |S21|
2 1
1− |ΓOUT |2 (6.10)
Maximum power is only obtained when an amplifier has complex conjugate terminations,
i.e. Γin = Γ
∗
S and Γout = Γ
∗
L.
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The stability of an amplifier is a critical consideration. An amplifier could easily become
a very poor oscillator if it was not designed carefully. Oscillation is potentially possible
if either the input or the output have a negative resistance. This translates to having
both Γin and Γout larger than one [136]. Considering a matched two-port network, as
shown in Figure 6.2, it is clear that the stability of the circuit depends on the value of
ZS and ZL as these values are added to the input and output impedance of the network.
If a two port network is stable for only some values of the source and load impedances,
its stability is conditional. Likewise, unconditional stability happens when the circuit
is stable for all positive real values of ZS and ZL. In this case, the following conditions
should be met:
|ΓS | < 1 |ΓL| < 1 (6.11)
|ΓIN | <
∣∣∣∣S11 + S21S12ΓL1− S22ΓL
∣∣∣∣< 1 (6.12)
|ΓOUT | <
∣∣∣∣S22 + S21S12ΓS1− S11ΓS
∣∣∣∣< 1 (6.13)
As the input impedance of the network is a function of the load impedance, the input
stability depends on the load. This determines the values of ZL that make the input
unconditionally stable.
On the Smith chart, the boundary between these two regions is a circle and is called the
stability circle [136]. The magnitude of S11 determines whether the stability happens
for load values inside or outside the stability circle. If S11 > 1, which is the case for
most practical microwave CMOS amplifiers, the area outside the circle ensures stability
as shown on Figure 6.3. The same argument holds for source stability circles. To make
a network stable for any value of the source and load impedance, both these stability
circles need to fall outside the unit circle on the Smith Chart, assuming positive |S11|
and |S22|. Solving Equation 6.11 gives a necessary and sufficient condition for stability:
k =
1− |S11|2 − |S22|2 + |4|2
2|S21S12| < 1 (6.14)
|4| = S11S22 − S12S21 < 1 (6.15)
where k is called the stability factor and is a function of frequency. As the frequency
increases, the gain of the device decreases, making the device more and more stable.
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Figure 6.3: Stable region on the Smith Chart for (a) |S11| < 1 and (b) |S11| > 1.
One simple way to stabilise an active device is to add a series resistance or a shunt
conductance to the unstable port. In practice, due to to the coupling between the input
and output of the amplifier, it is usually sufficient to stabilise just one of the ports.
However, the penalty is reduced power gain and a larger noise figure.
6.2 Single Ended Low Noise Amplifier Architectures and
Design
Impedance matching is very important in low noise amplifier design. In most cases
the source impedance of the LNA, following a typical antenna, is 50 Ω. As the input
impedance of the transistor is almost purely capacitive, providing a good match to the
input source can be very challenging. There are several popular LNA circuit architec-
tures, implementable in a CMOS integrated circuit, distinguished from each other by
the transistor topology and the way input impedance matching is achieved. These are
shown in Figure 6.4.
6.2.1 Common Drain
A simplified common drain amplifier is shown in Figure 6.4(a). This configuration is
generally used as a buffer (unity voltage gain) with low output impedance and high input
impedance. The input signal is applied to the gate and the output is taken from the
source. The output current (at the source) is very large compared to the input current,
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Figure 6.4: Amplifier topologies: (a) Common drain, (b) common gate and (c) com-
mon source.
therefore this amplifier can achieve high power gain, sufficient to reduce the significance
of the noise figure of subsequent stages in the receiver system. However, the large input
voltage swing, required to turn on the transistor, is a major drawback of this topology.
As the incoming signal in any LNA is usually very weak, the requirement of a high
voltage swing at the input is not an option. Therefore, the common-drain configuration
is not suitable for the first stage of an LNA design.
6.2.2 Common Gate
A simplified common gate amplifier is shown in Figure 6.4(b). The input signal is
applied to the source and the output is taken from the drain. Using this configuration
the input impedance matching can cover a wide frequency band. Hence the name wide-
band topology. The real part of the input impedance is just 1/gm. Therefore, 50 Ω
impedance matching is easily obtained by carefully choosing the size of the transistor
and the biasing condition. This however creates a drawback for this configuration, in
that gm is fixed once the source resistance Rs is known.
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6.2.3 Common Source
A simplified common source configuration is shown in Figure 6.4(c). The input signal
is applied to the gate and the output is taken from the drain. This configuration has a
high voltage gain and high input impedance. Input impedance matching is established
in several ways. The most straight forward approach to achieve 50 Ω, as shown in
Figure 6.5(a), by directly placing a 50 Ω resistor in parallel with the gate of the transistor.
In [137] it was found that this matching method could double the noise figure. This is
because the resistor adds its own thermal noise to the circuit and attenuates the incoming
signal, hence this method is impractical for low noise applications. Another approach
used to obtain good input matching is shown in Figure 6.5(b). Here a shunt feedback
is used to set the input impedances of the LNA. Unlike the resistive termination case,
it does not attenuate the input signal before reaching the gate of the transistor, so
the noise figure can be improved. However, the feedback resistor continues to generate
thermal noise of its own and could contribute significantly to the overall noise figure. This
approach was implemented in [138, 139]. The comparison in [137] showed that amplifiers
using this technique are usually broadband amplifiers and their power consumption is
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Figure 6.5: Common source amplifier input matching topologies: (a) Resistive termi-
nation, (b) shunt and series feedback and (c) inductive degenerated.
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much higher than other amplifiers with similar performance. Figure 6.5(c) is a probably
the most popular narrow-band1 CMOS LNA. It uses inductive source degeneration to
achieve input impedance matching (for example see [140]). The input impedance for
this configuration (Zin) is:
Zin = j ω (Ls + Lg) +
1
j ω Cgs
+ Rg +
gm
Cgs
Ls (6.16)
where Cgs is the gate to source capacitance of the transistor, Lg and Ls are the gate
and source inductance respectively, and Rg is the gate resistance. Around the operation
frequency ω0 = 1/
√
Cgs(Lg + Ls), the input impedance only presents a real part Zin =
(gm/Cgs)Ls. Detailed analysis can be found in [141]. The noise figure of this LNA can
be around 2 dB or even lower at lower frequencies [137].
6.2.4 Inductive Degenerative Common Source Versus Common Gate
The main difference between a common gate and common source LNA is the input
impedance Zin. Zin of a common gate has a real part Rin= 1/gm, whereas Zin of a
common source is mostly imaginary. Ideally the LNA should achieve a low noise figure,
and also obtain a good input matching to the source impedance to avoid any loss of
incoming signal power. These requirements lead to a major difference in common source
and common gate LNA design and are discussed in this section.
The work presented in [142] shows that the lowest noise figure for any given MOSFET can
be obtained by presenting an optimum signal source admittance Yopt = Gopt + jBopt.
This work also shows that the optimum susceptance Bopt corresponds to a negative
capacitor, which is commonly approximated by an inductor at a single frequency. This
narrow band approximation limits the bandwidth for which the LNA noise figure can
approach the minimum noise figure. As the signal source admittance Ys = Gs + jBs
deviates from Yopt, the noise figure degrades according to
F = Fmin +
Rn
Gs
[(Gs −Gopt)2 + (Bs −Bopt)2] (6.17)
1It is narrow-band because the impedance matching is only established within a very narrow frequency
range due to the resonant nature of the reactive matching network.
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A LNA designed according to this technique will achieve the lowest noise figure, Fmin.
However the input impedance match is neglected and the output power is compromised.
To address this issue a real part in the input impedance has to be generated, this is
achieved by employing an inductive source degeneration LNA. Several studies [137, 143–
147] have shown that this topology can achieve good performance at low GHz bands. The
feedback effect of the source inductor Ls results in a real input impedance component
gmLs
Cgs
. This resistance is noiseless and very convenient when an input power match
is required. In addition to altering the transistor input impedance, the source inductor
affects the optimum signal source admittance, Yopt, that minimises the noise figure [148].
A simple design procedure to achieve noise and power matching simultaneously, was
proposed in [149]. This design flow is summarised as follows:
1. First the drain current density associated with the lowest Fmin is determined.
2. The transistor is scaled by varying the number of gate fingers while keeping con-
stant finger unit width and current density until Ro reaches Rs.
3. The source degeneration inductance Ls is added to bring the real part of the
amplifiers input impedance Zin to Rs.
4. The gate inductance Lg is added to neutralise the imaginary part of Zin at the
operating frequency.
By this means, Zin and Ro of the amplifier are matched to Rs. However, F = Fmin is
only obtained here when Xo is zero, which is not true due to the correlation between
the drain and gate noise current, ind and ing. Although common source degeneration
techniques can bring Zo closer to Zs while maintaining a low Fmin, power and noise
matching cannot be perfectly achieved at the same time. A tradeoff between the noise
figure and the signal power transfer is inevitable in common source LNA design. For
an inductively degenerated common source, assuming ind is the dominant internal noise
source, the noise factor of the stage can be approximated as follows [150]:
F ≈ 1 + γ gd0Rs
(ω0
ωt
)2
(6.18)
It is evident from Equation 6.18 that the noise figure is dependant on ω0/ωt. This indi-
cates that an inductively degenerated common source LNA is well suited for applications
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operating at frequencies well below the cut-off frequency of the device. However, the
performance of this topology degrades substantially when ω0 becomes comparable to ωt.
In contrast for common gate LNA the input impedance, given by 1/gm, is used to match
the input to Rs. The source inductance Ls is used to resonate out the capacitance seen
at the source at the operating frequency. Obviously gm is fixed to 1/Rs for the purpose
of power matching. Scaling the transistor size with constant gm will either result in
a low wt and thus a high Fmin, or a Z0 far away from R0. Therefore, compared to a
common source with an inductive degeneration technique, the common gate stage lacks
the flexibility of adjusting transistor size to bring Z0 closer to R0 while maintaining a
low Fmin. In other words, the goals of power matching and a low noise figure strongly
conflict with each other in a common gate stage. At perfect power matching, and taking
ind into account only, the noise factor for this topology is represented by
F ≥ 1 + γ
α
(6.19)
where a = gm/gd0. In short channel devices, due to short channel effects a ≤ 1 and excess
thermal noise from hot electrons γ ≥ 2/3 (for a long channel device a = 1 and γ = 2/3).
This yields about 2.2 dB and 4.8 dB for a long and short channel device respectively,
this will most likely be higher in practice. It can be seen from Equation 6.19, that the
noise figure is independent of frequency, indicating the performance of the common gate
stage degrades more gradually with the increase of the operating frequency. However
the achievable noise figure at the power matching condition is far above Fmin, this
disqualifies the common gate as an optimal design.
Table 6.1 illustrates a comparison between common gate and inductively degenerated
common source amplifier topologies indicating the input impedance, noise figure and
gain. It can be seen from this table that the gain of a single stage common source
amplifier is Av = -gmZload, which is the same as for a common gate stage but with the
180◦ phase shift.
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Table 6.1: Noise figure, gain and input impedance comparison of a common gate and
inductively degenerated common source CMOS LNA architectures.
Topology Input Impedance (Zin) Noise factor F Gain
Common gate 1/gm 1 +
γ
α
gmZL
Inductive degeneration jω(Lg + Ls) +
1
jωCgs
+ gmLs
Cgs
1 + γ gd0Rs(
ω0
ωt
)2 −gmZL
6.2.5 The Common Source Common Gate Cascode
To exploit the advantages of both the common source and common gate topologies, a
cascode design with a common source first stage and a common gate second stage shown
in Figure 6.6 is studied. This topology has been, and still is by far, the most common
LNA topology used [151–153]. In a conventional common source stage, Cgd provides
a feedback path between the input and output which degrades reverse isolation and
therefore affects the amplifier stability and reduces the bandwidth. In a common gate
amplifier, this problem does not exist as Cgd is connected to ground. In a cascode con-
figuration, Cgd of transistor Q1 is no longer a feedback path as it is not located between
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Figure 6.6: The common source common gate cascode LNA topology (with inductive
degeneration).
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the amplifier input and output anymore. Therefore reverse isolation and stability can
be improved2.
Simple mathematical analysis of the circuit in Figure 6.6 reveals that the gain of the
amplifier is the gain of the common source stage only. The common gate increases the
output impedance by gm2.ro2 where gm2 and ro2 are the transconducatnce and the drain-
source resistance of Q2. The advantage of this topology is that it allows independent
optimisation of noise by optimising the common source and common gate transistors
respectively. This topology has a few disadvantages, one of which is that the transcon-
ductance of the cascode amplifier is limited by the transconductance of the common
source stage only [154]. This can be solved by optimising the common source transis-
tor noise and power performance. Another disadvantage is that at high frequencies the
parasitics at the intermediate node between the two cascode transistors can significantly
degrade noise and gain [155]. This issue can be rectified by adding a parallel inductor to
the source of transistor Q2, forming a parallel resonator with the parasitic capacitance
at the intermediate node [156].
6.3 State of the Art Microwave and Millimetre-wave LNA
This section presents the performance results of some recently published CMOS narrow-
band LNA designs operating in the microwave and millimetre-wave frequencies. The
common source, common gate and cascode architectures are hereafter called the CS,
CG, and CS.CG respectively. The performance results are listed in Table 6.2. The top
section of the table presents LNAs designed for microwave frequencies, whereas the lower
section presents those designed for millimetre-wave frequencies.
It is evident from the bottom section of Table 6.2 that CMOS millimetre-wave LNAs
have been developed mostly in 90nm technology. It is only at this technology node that
the noise and power capabilities of the active device become competitive, without any
modifications, which enables the design of building blocks operating in the millimetre-
wave frequency bands.
2Eliminating the large Miller capacitance that appears at the gate of the common source transistor
due to the parasitic capacitance between the gate and drain, Cgd.
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Table 6.2: State-of-the-art CMOS microwave and millimetre-wave LNAs.
Ref
Technology
(nm)
Topology
Frequency
(GHz)
Gain
(dB)
NF
(dB)
P1dB
(dBm)
Supply
(V)
Pdc
(mW)
Size
(mm2)
[157] 180 CS + CS 24 13.1 3.9 – 1 14 0.34
[158] 180 CS + CS 24 12.8 3.3 – 1 8 1.9
[159] 180 CS 24.5 12 6.4 – 0.8 8 0.26
[160] 180 CS 24 14 4.9 -20 1 7.9 0.23
[161] 180 CS + CS.CG 24 9.3 5 -14 1.8 27 0.39
[162] 180 CG + CS + CS 21.8 15 6 -23 1.5 24 0.05
[163] 180 CS + CS + CS 23.7 12.8 5.6 -11.1 1.8 54 0.73
[164] 180 CS.CG 24 11.5 5.7 -20 1.4 3 0.31
[165] 130 CS.CG 26.2 8.4 4.8 – 1 0.8 0.16
[166] 90 CS + CS.CG 28.5 20 2.9 -17 1 16.2 0.67
[167] 90 CS 24 7.5 3.2 – 1 10.6 –
[168] 90 CS.CG + CS.CG 31-34 18.6 3 – 1.2 10 0.856
[169] 90 CS 20 8.4 3.1 – 1.4 14 0.56
[170] 90 CS + CS 20 8 5.3 – 0.66 11 0.84
[171] 45 CS.CG 23 7.1 4 -9.5 1 3.6 0.81
[172] 180 3 x CS.CG 40 7 – 5 3 300 2.04
[173] 130 CS + CS + CS 43 20 6.3 4 1.5 36 0.525
[174] 130 3 x CS.CG 40 19 – -0.9 1.5 36 1.43
[175] 130 3 x CS.CG 55 24.7 8 2 2.4 54 0.48
[176] 90 SOI CS.CG 35 11.9 3.6 4 2.4 40.8 0.18
[176] 90 SOI CS.CG 40 9.5 4 4 2.4 40.8 0.18
[168] 90 CS.CG + CS.CG 31-34 18.6 3 N/A 1.2 10 0.856
[177] 90 CS + CS + CS 58 14.6 <5.5 -0.5 1.5 24 0.56
[9] 90 CS + CS + CS 60 12.2 6.5 4 1 10 0.48
[178] 90 CS 30 7.3 – -5.75 1.5 10.5 –
6.4 Millimetre-wave LNA Design Methodology
Traditionally LNA design used a combination of passive elements to transform the signal
source impedance to the optimum noise impedance of a transistor, biased at optimum
NFmin current density [136]. While this approach improves the noise, the gain is com-
promised due to input reflection coefficient mismatch. The conventional method for
simultaneous noise and input impedance matching was first presented in [179] and is
widely used. Several design approaches for high performance and low power LNAs
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followed [154, 180–182]. Unfortunately these methods were tailored for low frequency
applications, hence these methods suffer more disadvantages and limitations as the fre-
quency of operation increases [183]. For example, the pad capacitance which appears
in parallel with the signal source impedance becomes increasingly significant at higher
frequencies and cannot be neglected. Therefore designers have to include the pads in the
input matching network. Furthermore the number of stages in the amplifier have to be
increased due to the limited device gain at millimetre-wave frequencies. This results in a
multi-stage amplifier of large devices, which means higher power consumption and noise
performance degradation. In this section a simple design methodology for microwave
and millimetre-wave LNA, that avoids the limitations caused by the conventional meth-
ods mentioned above shall be presented. The design flow is similar to the conventional
inductively degenerated common source LNA design method described in Section 6.2.3.
It shares the same procedure to design the input network, the transistor M1, and the
LNA load network. The only difference lies in the cascode stage with cross coupling ca-
pacitor Cc and the added inductor Ladd. The main target of this design is to verify the
proposed technique in the cascode stage and the comparison between the conventional
CS-LNA and the proposed CS-LNA is focused in the cascode stage. For this purpose,
the conventional CS-LNA and the proposed CS-LNA share the same input stage. The
performance of the input stage does not limit the validation of the proposed technique.
The design flow of the millimetre-wave low noise amplifier is outlined in the following
steps:
1. Determine the device current density that will provide the lowest minimum noise
figure. This can be achieved using S-parameters simulation and the noise charac-
teristics of the active devices.
2. The minimum, maximum and variation of the device gain and noise parameters are
analysed using different bias points. The optimum bias point is obtained leading
to a low noise figure and high gain, while conserving the power.
3. Check that the circuit meets the requisite conditions for unconditional stability
(K> 1 and | 4 | < 1) across the entire desired bandwidth..
4. Select the size of the source degeneration inductor (Ls) such that the stability
conditions are met at the desired frequency. The use of inductive degeneration in
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this method will also serve its original purpose in increasing the real part of the
input impedance. Thus, as this inductor increases, the impedance will get closer
to 50 Ω.
5. The constant noise figure circles are drawn on the Smith chart with the constant
gain circles. Since the maximum gain and minimum noise figure can not be satisfied
simultaneously, the trade-off must be made with respect to the specification.
6. Design the matching network of input port, interstage and output port.
The technique above has several advantages over other matching techniques. It is simple
and requires only one additional matching component in series with the input of the
transistor. It produces a relatively broadband match and it achieves simultaneous noise
and power matching of the transistor. This makes it a preferred method for matching.
There are several instances where this method cannot be applied without modification.
For some designs, power constraints may not accommodate the necessary current to
achieve the best noise performance. In this case, the design could proceed as before,
except with a less than optimum current density. In other cases, the design may not
provide the necessary gain required for some applications. In such case more current
may be needed or some other matching technique that does not require degeneration
may have to be employed. Also linearity constraints may demand a larger amount of
degeneration than this method would produce.
6.5 Experimental Results
In this work low noise microwave and millimetre-wave amplifiers were designed and fab-
ricated using the optimised stacked common source device and conventional RF device,
discussed in the previous chapter. The low noise performance and the high available
gain of the stacked device provides the means to reduce the number of stages of the am-
plifier, and therefore reduce the power consumption of the LNA. Furthermore, in order
to simplify the input and output matching networks, a high pass combination of shielded
and unshielded inductors, transmission lines and capacitor are adopted. In addition to
matching, the inductors and capacitors also serve as an RF choke and a DC block re-
spectively. In all the designs, the input and output access CPW pads were used as part
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of the matching networks. This saves the de-embedding after measurements and most
importantly accounts for the pad capacitance, which could alter the matching network
response as the frequency of operation increases. All the amplifiers were fabricated in a
standard digital 0.18µm CMOS process provided by Texas Instruments. Slotted metal
sheets cover a large area of the chip surface, this is a compulsory design rule that en-
sures minimum and maximum density of metals per any unit area. Measurements were
taken directly using the on-wafer setup as illustrated in Chapter 2. Noise measurements
were performed using the gain method (as described in Chapter 2), where the input of
the amplifier is terminated with 50 Ω and the output noise power is measured using a
spectrum analyser.
6.5.1 25GHz LNA: Shielded Versus Unshielded Matching Networks
The aim of this study is to illustrate the effects of shielding the matching networks on
the power performance of the LNA. For this purpose two cascade source degenerated
LNAs were designed at 25 GHz, the core device is a 40 fingers common source optimised
stacked device with a W/L of 80/0.18. The chip photographs of the fabricated LNAs
are shown in Figure 6.7 (a) and (b).
The amplifiers were powered from a 1.3V power source. The gate voltage is 0.8V, the
drain voltage is 1.3V. Each stage draws a current of 7.3mA. The total current is divided
equally between both stages. The measured S-parameters of both LNAs are shown
in Figure 6.8. The shielded LNA (Figure 6.8(a)) exhibits a power gain of 13.64 dB at
25.4 GHz, a good reverse isolation, S12, of about −29 dB and a relatively wide bandwidth
of approximately 7 GHz (from approximately 23 GHz to 30 GHz). In comparison, the
unshielded LNA (Figure 6.8(b)) exhibits a peak power gain of 6.48 dB at 25.4 GHz, a
reverse isolation, S12, of about −25 dB and a much narrower bandwidth of approximately
4 GHz (from approximately 24 GHz to 28 GHz).
It is evident from Figure 6.8 that the input and output return losses using the shielded
LNA, are improved significantly when compared to the unshielded LNA, this was as ex-
pected. S11 improves from −8 dB to −13 dB and S22 improves from −4.8 dB to −25.4 dB
for the unshielded and shielded LNAs respectively. Even though the amplifiers are not
perfectly matched at the desired frequency, this is mainly due to the inaccuracies in the
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Figure 6.7: Chip photograph of two 25 GHz cascade source degenerated LNAs im-
plemented in 0.18µm CMOS process: (a) shielded and (b) unshielded inductors in the
matching networks.
device model at the time of the design, the power gain performance has improved by a
factor 2 when compared at the peak frequency.
The noise figure of the amplifiers is measured at a few points across the bandwidth.
Figure 6.9(a) depicts the measured gain and noise figure for the shielded LNA. It can
be seen that the noise figure is 3.38 dB at 25.4 GHz, which is the frequency where the
peak power gain is achieved. Furthermore, the NF is lower than 4.8 dB over the entire
amplifier bandwidth. Similarly Figure 6.9(b) depicts the measured gain and noise figure
for the unshielded LNA. The noise figure is 3.43 dB at 25.4 GHz and the NF over the
entire bandwidth is lower than 4.5 dB. The noise figure is comparable in both LNAs
and this is expected as the noise contribution is mainly governed by the device noise.
As the substrate noise consists of the substrate resistance and the coupling capacitance,
which forms a low pass filter, this renders the substrate noise of no importance at high
frequencies.
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The shielded LNA in this work presents comparable, and in some metrics better per-
formance when compared to the reported literature. This is shown in Table 6.3, this
summarises the performance of recently reported amplifiers operating around 25 GHz.
m1
25 3515 40
freq, G Hz
S
 p
a
ra
m
e
te
r,
 d
B
m2
25 3515 40
-40
-30
-20
-10
0
10
-50
20
freq, G Hz
S(1,1)
S(1,2)
S(2,1)
S(2,2)
S(1,1)
S(1,2)
S(2,1)
S(2,2)
S
 p
a
ra
m
e
te
r,
 d
B
-40
-30
-20
-10
0
10
-50
20
m1
freq=
dB (S (2,1))=13.643
25.40G Hz
m2
freq=
dB (S (2,1))=6.48
25.40G Hz
(a) Shielded Passives
(b) Unshielded Passives 
Figure 6.8: Measured S-parameters of the represented 25 GHz LNAs: (a) shielded
and (b) unshielded inductors matching network.
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Figure 6.9: Measured gain and noise figure of the represented 25 GHz LNAs: (a)
shielded and (b) unshielded inductors matching network.
Table 6.3: Performance comparison of recently reported CMOS LNAs operating
around 25 GHz.
Ref
Technology
(nm)
Topology
Frequency
(GHz)
Gain
(dB)
NF
(dB)
Supply
(V)
Pdc
(mW)
Size
(mm2)
[157] 180 CS + CS 24 13.1 3.9 1 14 0.34
[158] 180 CS + CS 24 12.8 3.3 1 8 1.9
[159] 180 CS 24.5 12 6.4 0.8 8 0.26
[160] 180 CS 24 14 4.9 1 7.9 0.23
[161] 180 CS + CS.CG 24 9.3 5 1.8 27 0.39
[162] 180 CG + CS + CS 21.8 15 6 1.5 24 0.05
[163] 180 CS + CS + CS 23.7 12.8 5.6 1.8 54 0.73
[164] 180 CS.CG 24 11.5 5.7 1.4 3 0.31
This work 180 CS + CS 25.4 13.54 3.4 1.3 18.8 0.33
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6.5.2 40GHz LNA: Optimised Versus Conventional Device
This aim of this study is to demonstrate the capability of the optimised device when
used at frequencies close to the technology cut-off frequency. In this experiment two
single stage source degenerated LNAs were designed at 40 GHz. The core devices are 40
finger common source with a W/L of 80/0.18. The first LNA (LNA1) used an optimised
stacked device, whereas the second LNA (LNA2) used a conventional RF device. Both
LNAs employed floating shield slow-wave CPW lines in the design of the input and
output matching networks. The chip photographs of the fabricated LNAs are shown in
Figure 6.10(a) and (b).
(a) Optimised Device (b) Conventional Device
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Figure 6.10: A chip photograph of two 40 GHz source degenerated LNAs implemented
using 0.180µm CMOS process. The matching networks are constructed using floating
shield slow-wave CPW lines: (a) LNA1 utilising an optimised stacked device and (b)
LNA2 utilising a conventional RF device.
The amplifiers are powered from a 1.3 V power source. The gate voltage is 0.8 V, the
drain voltage is 1.3 V and draws 7.3 mA. This interprets to a power consumption of
9.49 mW. The measured S-parameters of both LNAs are shown in Figure 6.11. LNA1
(Figure 6.11(a)) exhibits a peak power gain of 11.16 dB at 38.4 GHz and a power gain
of 10.42 dB at 40 GHz, a reverse isolation, S12, less than −30 dB and a wide bandwidth
of approximately 8 GHz (from approximately 34 GHz to 46 GHz). In contrast LNA2
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(Figure 6.11(b)) exhibits a peak power gain of 3.88 dB at 40 GHz, a reverse isolation,
S12, of about −28 dB and a significantly narrower bandwidth of approximately 2 GHz
(from approximately 39 GHz to 41 GHz).
It can be seen from Figure 6.11 that the optimised device, used in LNA1, has almost
tripled the amplifier gain at 40 GHz when compared to the conventional device used
in LNA2. The power gain is improved from 3.9 dB up to 10.4 dB at 40 GHz, even the
noise figure improves significantly at this frequency, as shown in Figure 6.12. In fact
the noise figure is almost halved; LNA2 exhibits a noise figure of 7.34 dB while LNA1
is 5.24 dB at 40 GHz. Furthermore, the noise figure of LNA1 is lower than 5.5 dB, over
the amplifier bandwidth, while LNA2 displays a noise figure in the region of 7 dB over
the entire bandwidth.
Table 6.4 presents and compares the performance of the CMOS millimetre-wave low
noise amplifiers fabricated and measured in this work compared to results previously
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Figure 6.11: Measured S-parameters of the represented 40 GHz LNAs: (a) Optimised
stacked device and (b) conventional RF device.
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reported in literature. The work presented in [172] is based on the same technology
node as this study. However to achieve a reasonably acceptable gain (7 dB) and a good
noise figure (5 dB), the authors used a three stage common source common gate cascode
topology. This is mainly due to the weak power gain that the core device can deliver. The
optimised device presented in this work, with its improved power and noise capabilities,
resolves this issue and eliminates the need for multiple stages yielding comparable power
gain and noise figure from a single stage with lower power consumption and smaller chip
area.
The work in [173] used a 130nm technology node, which naturally renders the devices
to have higher power and lower noise performance in comparison to the 180nm node.
However, the design in this study is still comparable with the referenced work, even
though the latter used a three stage common source configuration. The work presented
in [178] is probably most relevant with which to compare, as both LNAs are based
on a single stage common source configuration. Nevertheless the amplifier in [178] is
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Table 6.4: Performance comparison of reported millimetre-wave CMOS LNAs.
Ref
Technology
(nm)
Topology
Frequency
(GHz)
Gain
(dB)
NF
(dB)
Supply
(V)
Pdc
(mW)
Size
(mm2)
This work 180 CS 40 10.4 5.24 1.3 18.8 0.38
[172] 180 3 x CS.CG 40 7 5 3 30 2.04
[173] 130 CS + CS + CS 43 20 4 1.5 36 0.525
[178] 90 CS 40 6.1 – 1.5 19 –
implemented in a more advanced CMOS technology (90nm) in comparison to 180nm
CMOS used in this study. It can be seen that the gain in the reported study is less than
that obtained in this study. However the power consumption is less in the published
LNA, this is due to the difference in the technology node.
6.6 Summary
This chapter discussed different single-ended LNA topologies and highlighted the advan-
tages and disadvantages of each topology. Based on the findings of this discussion, the
inductor degenerated common source topology was identified to demonstrate the per-
formance that fulfills the gain, noise figure and impedance matching requirements with
minimum power consumption for narrow band designs. This was followed by a presenta-
tion and comparison of the state-of-the-art microwave and millimetre-wave CMOS LNAs
implemented in technology nodes from 180 nm down to 45 nm. Following on from this, a
modified inductive degenerative LNA design methodology was illustrated. A comparison
was then made against the conventional design method. LNAs, using optimised stacked
transistors, operating at microwave (25 GHz) and millimetre-wave (40 GHz) frequencies
were designed, fabricated, measured and analysed. At 25 GHz, the shielded matching
network showed a factor of 2 improvement in gain over the unshielded matching network.
Moreover, the shielded LNA demonstrated comparable noise and gain performance to
other reported state-of-the-art LNAs for the same technology node. For the 40 GHz
LNA, a significant gain improvement and a noise reduction was measured from the the
stacked (optimised) as opposed to the conventional transistor layout. The optimised
transistor layout coupled with the shielded matching networks provided higher gain
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and lower noise figure on a more compact chip area, compared with published results
reported on several CMOS technology nodes.
Chapter 7
Conclusion and Future Work
In this thesis a study was conducted to demonstrate the feasibility of designing millimetre-
wave modules in a low cost, standard 0.18µm digital CMOS technology. To achieve this
the curent limits of CMOS technology had to be investigated and understood. More
specifically, the limitations associated with the lossy silicon substrate at millimetre-wave
frequencies and the performance degradation caused by dominating parasitic effects in
active devices at those frequencies. With knowledge of the technological challenges, new
systematic methods of making high performance passive and active devices were pro-
posed, designed, simulated, fabricated, modelled and analysed. The following achieve-
ments of this study were:
• Two new de-embedding small-signal and noise techniques were proposed and eval-
uated up to frequencies of 110 GHz. This provides more accurate device de-
embedding in comparison to currently implemented methods. This results in a
more accurate device model and therefore more robust device design at millimetre-
wave frequencies.
• An evaluation of shielded (grounded and floating) and unshielded CMOS spiral
inductors was performed. These were fabricated, measured and modelled. As a
result of this work the significant improvement achieved in the use of shielded spiral
inductors, especially floating shield, was identified for millimetre-wave devices.
This work will contribute to the further reduction in the circuit dimensions of
millimetre-wave building blocks.
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• Shielded and unshielded slow-wave CPW transmission lines were investigated re-
sulting in a new shielding methodology being proposed, fabricated and analysed.
This study achieved a reduction in the line attenuation and decreased the structure
length, this results in more compact and less cumbersome circuit design.
• Multi-layered comb capacitors were designed, fabricated, measured and modelled.
This work will contribute to the reduction in circuit dimensions and improved
modelling capabilities up to millimetre-wave frequencies.
• The impact of transistor layout parasitics on the device power and noise perfor-
mance was investigated. A new transistor layout was proposed based on those
findings. This device achieved an improvement in gain and noise performance
compared to conventional RF device layout. The use of this device will make the
operation of circuits beyond the technology cut-off frequency possible.
• Combining the previously detailed devices, two low noise amplifiers at 25 GHz and
40 GHz were designed, implemented and measured. The proposed 25 GHz LNA
demonstrated the highest gain and lowest noise performance of any LNA operating
at this frequency reported to date.
To begin this study, the metrology at high frequencies was explored to identify the re-
quired metrology equipment and methods to achieve accurate measurement of devices up
to millimetre-wave frequencies. This is important in order to achieve accurate models of
all the developed devices employed in the design blocks. Initially the conventional meth-
ods for de-embedding the DUT test pads were investigated, and shortcomings of these
de-embedding methods were identified. With this knowledge two new methods were
proposed to overcome these shortcomings. The methods were evaluated and proved to
be valid for up to millimetre wave frequencies. Symmetric and asymmetric structures
were fabricated and the measurement results were de-embedded using the conventional
and proposed methods. The evaluation of these structures showed the proposed meth-
ods suitably compensated for the discrepancies existing in the conventional methods.
This results in the ability to measure devices up to millimetre-wave frequencies with an
increased accuracy compared to previous methods.
Circuits operating in the millimetre-wave region consist of a combination of components,
each component contributes to the overall performance of the circuit. Therefore a clear
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understanding and accurate models of each component is key for a successful design. In
order to obtain those accurate models up to millimetre-wave frequencies, this work began
with the design consideration of each component, such as spiral inductors, transmission
lines, capacitors, resistors and transistors operating in this frequency band. All of these
components were designed and implemented in a standard CMOS process. The first
passive structure studied was spiral inductors. Several shielded and unshielded spirals
were fabricated, measured, modelled and analysed. A comparative study was conducted
on a floating patterned shield inductor, a grounded patterned shield inductor and an
unshielded inductor. The comparison reveals that shielding improves the quality factor
of the spiral. Furthermore floating patterned shield increases the quality factor by 21%.
This identified that the shielded inductors exhibit a higher quality factor compared to
the unshielded at these frequencies.
The second passive device to be explored were transmission lines on lossy silicon. Differ-
ent transmission line layouts were compared. Multiple types of shielded slow-wave CPW
transmission lines were designed, fabricated, measured, modelled and analysed. A novel
shielding methodology was proposed and compared to conventional slow-wave CPW.
The results of this comparison showed that the proposed floating shield slow-wave CPW
provides the lowest attenuation and best quality factor, by a factor of 1.5, when com-
pared to the other structures. In addition to this work compact comb capacitors and RF
resistors were designed, fabricated, measured and modelled up to 110 GHz. The capaci-
tors were designed for matching networks as well as AC coupling and supply bypass for
circuits designed at these frequencies. The development of these passive structures for
operation at millimetre-wave was essential to the design of low noise amplifiers operating
at millimetre-wave frequencies, the final aim of this work.
The final component explored was the transistor. A sensitivity analysis was performed
on multiple NMOS transistors in order to ascertain the impact of layout parasitics on
the device performance. Based on the findings of the study an optimised transistor
layout, that decreases the effects of the parasitics responsible for device performance
degradation, was proposed, fabricated, measured and analysed. A comparative study
was conducted to prove the performance improvement. The proposed transistor layout
featured an approximately 50% increase in fmax and a 34% improvement in the minimum
noise figure when compared to the conventional RF device layout. A small-signal and
noise model for conventional and optimised stacked NMOS transistor was extracted from
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measured data. The modelling methods were verified and the results showed an error
less of than 1% between the measured and modelled responses. These results provided
an assurance that the modelling methodologies employed in this work are valid and the
resulting models can be used in the design of millimetre-wave circuits with confidence.
All the aforementioned components were integrated to realise low noise amplifiers, with
the purpose of optimising the design at 25 GHz and 40 GHz. In relation to this, two
identical LNAs, with two different matching networks (shielded and unshielded), oper-
ating at 25 GHz were designed, fabricated, measured and analysed. Although the results
indicated a comparable noise figure between the LNAs, a factor of two improvement in
the power gain was obtained from the LNA with the shielded matching network. A
benchmarking study highlighted the shielded LNA to have the highest performance in
comparison to the state-of the-art LNAs implemented using the same technology. The
amplifiers at 40 GHz were designed, fabricated, measured and analysed, based on two
different transistor layouts; conventional and stacked. The latter being proposed for per-
formance optimisation. The study showed that the gain tripled for the stacked layout,
with a factor of two noise figure reduction compared to the conventional layout. Bench-
marking this LNA to that reported in literature for a similar technology node revealed
a 30% enhancement in the gain. Moreover, the high gain capability of the stacked tran-
sistor layout eliminated the need for multiple stage LNA, resulting in a more compact
design and therefore smaller chip area.
This work has demonstrated the extension of 0.18µm CMOS technology into the millimetre-
wave regime, thereby extending the technology beyond its current capabilities. This
enables millimetre-wave technology to be implemented in the same processes as other
digital circuitry enabling integrated solutions and reducing the production costs. This
could be extremely beneficial for commercial application (medical, automotive radar, en-
tertainment and broadcasting industries) where cost, reliability and compact integration
is of a great importance.
7.1 Future Work
The focus of this work has been extending the performance of 0.18µm CMOS technology
into the millimetre-wave regime. The natural progression from the work presented here
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would be towards the implementation of low cost, compact, CMOS millimetre-wave
transceivers implemented on a single chip. In order to achieve this, the following points
have to be investigated and achieved:
• Transistor enhancement: The transistor layout optimisation can be investi-
gated further by employing other layout methodologies to reduce the transistor
parasitics further and reduce transistor overall area. For example using hexago-
nal shaped devices improves stacking and reduce size. Moreover, an investigation
into other transistor topologies, such as differential and cascode common source-
common gate could be conducted. This may help expand the device capability
and create a few alternative routes of investigation for circuit topologies.
• Scalable non-linear millimetre-wave transistor models: Reliable and ac-
curate scalable device models are key to a successful and robust circuit designs,
presently the models provided by CMOS foundries are insufficient when used in
the millimetre-wave regime. Accurate scalable, non-linear transistor models are
required to enable the design of reliable millimetre-wave non-linear modules such
as power amplifiers, mixers and oscillators.
• ESD protection: ESD is one of the most common challenges for microwave and
millimetre-wave systems implemented in CMOS technology. The thin gate ox-
ide and low gate oxide breakdown, make the transistor more vulnerable to ESD
damage. The low noise amplifier (LNA) is usually the first stage in any wire-
less transceiver. ESD is normally desirable at this stage to protect the system.
However, and as we have seen in this work, in this frequency range the circuit
characteristics are very sensitive to the parasitic components introduced by the
ESD blocks. The noise introduced by the ESD block which could degrade the
noise performance of the LNA and consequently the overall noise performance of
the transceiver. Therefore, ESD circuits should be added to the design. But first
different ESD circuits topologies should be studied and analysed looking into the
advantages and disadvantages of each topology. Then implement the best ESD cir-
cuit in millimetre-wave circuits to achieve a high performance LNA with sufficient
robustness.
• CMOS millimetre-wave Power amplifiers: Despite the effort to improve the
amplifier noise and gain at millimetre-wave frequencies. The difficulty of generating
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sufficiently high output power at the transmitter end is still a challenge due to the
low break down voltage in CMOS technology. Power combining techniques, such
as multilevel and spatial combining, could be the solution to provide high power
at low supply voltages.
• CMOS millimetre-wave oscillators and mixers: Provided that a non-linear
transistor model is available, different CMOS oscillator and mixer topologies can
be investigated and implemented.
• Fully-integrated millimetre-wave CMOS transceivers: Once all of the in-
dividual circuit blocks have been designed, the natural next step is to integrate all
stages into a single-chip to achieve a fully integrated millimetre-wave transceiver.
This would enable compact, low cost, manufacturable millimetre-wave modules to
be realised for high frequency applications.
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